- 您現在的位置：買賣IC網 > PDF目錄8142 > 74LCX16841MTD (Fairchild Semiconductor)IC LATCH TRANSP 20BIT LV 56TSSOP PDF資料下載
參數資料
| 型號： | 74LCX16841MTD |
| 廠商： | Fairchild Semiconductor |
| 文件頁數： | 1/8頁 |
| 文件大小： | 0K |
| 描述： | IC LATCH TRANSP 20BIT LV 56TSSOP |
| 標準包裝： | 34 |
| 系列： | 74LCX |
| 邏輯類型： | D 型透明鎖存器 |
| 電路： | 10:10 |
| 輸出類型： | 三態 |
| 電源電壓： | 2 V ~ 3.6 V |
| 獨立電路： | 2 |
| 延遲時間 - 傳輸： | 1.5ns |
| 輸出電流高，低： | 24mA，24mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-TFSOP（0.240"，6.10mm 寬） |
| 供應商設備封裝： | 56-TSSOP |
| 包裝： | 管件 |
2001 Fairchild Semiconductor Corporation
DS012578
www.fairchildsemi.com
October 1995
Revised April 2001
7
4
LCX16841
Low
V
o
lt
age
20-Bi
tT
rans
p
arent
Lat
c
h
w
ith
5V
T
o
ler
a
nt
Inpu
ts
and
Out
puts
74LCX16841
Low Voltage 20-Bit Transparent Latch
with 5V Tolerant Inputs and Outputs
General Description
The LCX16841 contains twenty non-inverting latches with
3-STATE outputs and is intended for bus oriented applica-
tions. The device is byte controlled. The flip-flops appear
transparent to the data when the Latch Enable (LE) is
HIGH. When LE is LOW, the data that meets the setup time
is latched. Data appears on the bus when the Output
Enable (OE) is LOW. When OE is HIGH, the outputs are in
a high impedance state.
The LCX16841 is designed for low voltage (2.5V or 3.3V)
VCC applications with capability of interfacing to a 5V signal
environment.
The LCX16841 is fabricated with an advanced CMOS tech-
nology to achieve high speed operation while maintaining
CMOS low power dissipation.
Features
s 5V tolerant inputs and outputs
s 2.3V–3.6V VCC specifications provided
s 5.5 ns tPD max (VCC = 3.3V), 20 A ICC max
s Power down high impedance inputs and outputs
s Supports live insertion/withdrawal (Note 1)
s
±24 mA output drive (V
CC = 3.0V)
s Implements patented noise/EMI reduction circuitry
s Latch-up performance exceeds 500 mA
s ESD performance:
Human body model
> 2000V
Machine model
> 200V
Note 1: To ensure the high-impedance state during power up or down, OE
should be tied to VCC through a pull-up resistor: the minimum value or the
resistor is determined by the current-sourcing capability of the driver.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Order Number
Package Number
Package Description
74LCX16841MEA
MS56A
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LCX16841MTD
MTD56
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Pin Names
Description
OEn
Output Enable Input (Active LOW)
LEn
Latch Enable Input
D0–D19
Inputs
O0–O19
Outputs
相關PDF資料 |
PDF描述 |
|---|---|
| OSTVZ035080 | PLUGGABLE CONN HEADER 3PS 5.08MM |
| OSTTJ045153 | TERM BLOCK PLUG 5.08MM 4POS |
| OSTOQ18A050 | CONN TERM BLK HEADER 18POS 7.5MM |
| OSTOQ16A050 | CONN TERM BLK HEADER 16POS 7.5MM |
| OSTOQ15A150 | CONN TERM BLK HEADER 15POS 7.5MM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74LCX16841MTD_Q | 功能描述:閉鎖 20-Bit Trans Latch RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LCX16841MTDX | 功能描述:閉鎖 20-Bit Trans Latch RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LCX2244 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Outputs with 26W Series Resistors in the Outputs |
| 74LCX2244BQ | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Outputs with 26ohm Series Resistors in the Outputs |
| 74LCX2244MSA | 功能描述:緩沖器和線路驅動器 Buffer/Line Driver RoHS:否 制造商:Micrel 輸入線路數量:1 輸出線路數量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。