欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): 74LVCH32245AEC/G,5
廠商: NXP Semiconductors
文件頁(yè)數(shù): 1/10頁(yè)
文件大小: 0K
描述: IC TRANSCVR TRI-ST 32BIT 96BGA
產(chǎn)品培訓(xùn)模塊: Logic Packages
標(biāo)準(zhǔn)包裝: 3,500
系列: 74LVCH
邏輯類型: 收發(fā)器,非反相
元件數(shù): 4
每個(gè)元件的位元數(shù): 8
輸出電流高,低: 24mA,24mA
電源電壓: 2.7 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 96-LFBGA
供應(yīng)商設(shè)備封裝: 96-LFBGA(13.5x5.5)
包裝: 帶卷 (TR)
其它名稱: 74LVCH32245AEC/G-T
74LVCH32245AEC/G-T-ND
935281139518
1.
General description
The 74LVCH32245A is a 32-bit transceiver featuring non-inverting 3-state bus compatible
outputs in both send and receive directions. The device features four output enable (nOE)
inputs for easy cascading and four send/receive (nDIR) inputs for direction control.
Pin nOE controls the outputs so that the buses are effectively isolated.
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be
applied to the outputs. These features allow the use of these devices in mixed
3.3 V and 5 V applications.
To ensure the high-impedance state during power-up or power-down, pin nOE should be
tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by
the current-sinking capability of the driver.
Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused
inputs.
2.
Features and benefits
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 2.3 V to 3.6 V
CMOS low power consumption
MULTIBYTE flow-through standard pin-out architecture
Low inductance multiple power and ground pins for minimum noise and ground
bounce
Direct interface with TTL levels
Inputs accept voltages up to 5.5 V
High-impedance when VCC =0V
All data inputs have bus hold
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115B exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Specified from
40 Cto+85 C and 40 Cto+125 C
Packaged in plastic fine-pitch ball grid array package
74LVCH32245A
32-bit bus transceiver with direction pin; 5 V tolerant; 3-state
Rev. 5 — 15 December 2011
Product data sheet
相關(guān)PDF資料
PDF描述
74LVT16652ADGG,112 IC 16BIT BUS TXRX/REGIST 56TSSOP
74LVT373SJX IC LATCH TRANSP OCT 3ST 20SOP
74LVT374PW,118 IC OCT D FF POS-EDG TRIG 20SSOP
74LVT573WMX IC LATCH TRANSP OCT 3ST 20SOIC
74LVT574MSAX IC FLIP FLOP OCT D 3ST 20SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LVCH32245AEC-S 功能描述:總線收發(fā)器 32-BIT 5V TOL I/O BUFFER TRAN RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVCH32245AEC-T 功能描述:總線收發(fā)器 32-BIT 5V TOL I/O BUFFER TRAN RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVCH32373AEC 功能描述:閉鎖 32-BIT 5V TOLERANT BUFFER TRAN RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74LVCH32373AEC,518 功能描述:閉鎖 32-BIT 5V TOLERANT RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74LVCH32373AEC,551 功能描述:閉鎖 32-BIT 5V TOLERANT RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
主站蜘蛛池模板: 石景山区| 北京市| 滕州市| 金秀| 郑州市| 南宁市| 高邮市| 尚志市| 拉孜县| 石河子市| 延庆县| 镇平县| 大田县| 北川| 长丰县| 昌江| 蛟河市| 新建县| 靖边县| 黄浦区| 枝江市| 白河县| 南华县| 宁国市| 昌图县| 巴青县| 四平市| 龙岩市| 广南县| 芦溪县| 神木县| 盐边县| 澎湖县| 保定市| 卫辉市| 兰溪市| 恩施市| 延吉市| 永泰县| 南阳市| 武川县|