欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 74LVT373WM
廠商: Fairchild Semiconductor
文件頁數: 1/10頁
文件大小: 0K
描述: IC LATCH TRANSP OCT 3ST 20SOIC
標準包裝: 36
系列: 74LVT
邏輯類型: D 型透明鎖存器
電路: 8:8
輸出類型: 三態
電源電壓: 2.7 V ~ 3.6 V
獨立電路: 1
延遲時間 - 傳輸: 1.5ns
輸出電流高,低: 32mA,64mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
供應商設備封裝: 20-SOIC
包裝: 管件
74L
VT373,
74L
VTH373
Lo
w
V
olta
g
e
Octal
T
ransparent
Latc
h
with
3-ST
A
TE
Outputs
1999 Fairchild Semiconductor Corporation
www.fairchildsemi.com
74LVT373, 74LVTH373 Rev. 1.5.0
February 2008
74LVT373, 74LVTH373
Low Voltage Octal Transparent Latch with 3-STATE Outputs
Features
Input and output interface capability to systems at
5V VCC
Bushold data inputs eliminate the need for external
pull-up resistors to hold unused inputs (74LVTH373),
also available without bushold feature (74LVT373)
Live insertion/extraction permitted
Power Up/Down high impedance provides glitch-free
bus loading
Outputs source/sink –32 mA/+64 mA
Functionally compatible with the 74 series 373
ESD performance:
– Human-body model
> 2000V
– Machine model
> 200V
– Charged-device model
> 1000V
General Description
The LVT373 and LVTH373 consist of eight latches with
3-STATE outputs for bus organized system applications.
The latches appear transparent to the data when Latch
Enable (LE) is HIGH. When LE is LOW, the data satisfy-
ing the input timing requirements is latched. Data
appears on the bus when the Output Enable (OE) is
LOW. When OE is HIGH, the bus output is in a high
impedance state.
The LVTH373 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These octal latches are designed for low-voltage (3.3V)
VCC applications, but with the capability to provide a TTL
interface to a 5V environment. The LVT373 and
LVTH373 are fabricated with an advanced BiCMOS
technology to achieve high speed operation similar to 5V
ABT while maintaining low power dissipation.
Ordering Information
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
Order Number
Package
Number
Package Description
74LVT373WM
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVT373SJ
M20D
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVT373MTC
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
74LVTH373WM
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH373SJ
M20D
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH373MTC
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
相關PDF資料
PDF描述
OSTOQ195350 CONN TERM BLK HDR 19POS 5.08MM
V375A12M600BG3 CONVERTER MOD DC/DC 12V 600W
MC74ACT373DTR2G IC LATCH OCT TRANSP 3ST 20-TSSOP
MC74AC373DTR2G IC LATCH OCT TRANSP 3ST 20-TSSOP
OSTVK111150 CONN TERM BLK HDR 11POS 3.5MM
相關代理商/技術參數
參數描述
74LVT373WM_Q 功能描述:閉鎖 Octal Trans Latch RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74LVT373WMX 功能描述:閉鎖 Octal Trans Latch RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
74LVT374_ZAB3026B WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
74LVT374_ZAC3026B WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
74LVT374D 功能描述:觸發器 3.3V OCT D-TYPE 3-S RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
主站蜘蛛池模板: 建湖县| 延津县| 梓潼县| 东乡族自治县| 金华市| 永宁县| 芒康县| 扶余县| 松溪县| 景德镇市| 遵化市| 玛沁县| 嵊州市| 和田市| 竹溪县| 辽宁省| 渝北区| 邹城市| 广州市| 广灵县| 郴州市| 景洪市| 庐江县| 芦溪县| 辰溪县| 商河县| 辽宁省| 交口县| 来宾市| 普兰店市| 含山县| 甘肃省| 惠州市| 吕梁市| 平湖市| 湖口县| 会同县| 天峨县| 淄博市| 共和县| 盈江县|