欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: 74LVTH162245G
廠商: Fairchild Semiconductor
文件頁數(shù): 1/9頁
文件大小: 0K
描述: IC TRANSCVR TRI-ST 16BIT 54FBGA
標(biāo)準(zhǔn)包裝: 1,092
系列: 74LVTH
邏輯類型: 收發(fā)器,非反相
元件數(shù): 2
每個元件的位元數(shù): 8
輸出電流高,低: 12mA,12mA; 32mA,64mA
電源電壓: 2.7 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 54-LFBGA
供應(yīng)商設(shè)備封裝: 54-BGA
包裝: 帶卷 (TR)
2005 Fairchild Semiconductor Corporation
DS012446
www.fairchildsemi.com
January 1999
Revised June 2005
7
4
L
V
T1
62245
74L
VTH162245
Low
V
o
lt
age
16-Bi
tT
rans
ceiver
wi
th
3
-ST
A
T
E
Output
s
and
25
:
Seri
es
Resi
stor
s
i
n
A
Port
Out
put
s
74LVT162245 74LVTH162245
Low Voltage 16-Bit Transceiver with 3-STATE Outputs
and 25
: Series Resistors in A Port Outputs
General Description
The LVT162245 and LVTH162245 contains sixteen non-
inverting bidirectional buffers with 3-STATE outputs and is
intended for bus oriented applications. The device is byte
controlled. Each byte has separate control inputs which
can be shorted together for full 16-bit operation. The T/R
inputs determine the direction of data flow through the
device. The OE inputs disable both the A and B ports by
placing them in a high impedance state.
The LVT162245 and LVTH162245 are designed with
equivalent 25
: series resistance in both the HIGH and
LOW states on the A Port outputs. This design reduces line
noise in applications such as memory address drivers,
clock drivers, and bus transceivers/transmitters.
The LVTH162245 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These non-inverting transceivers are designed for low volt-
age (3.3V) VCC applications, but with the capability to pro-
vide a TTL interface to a 5V environment. The LVT162245
and
LVTH162245 are
fabricated
with
an
advanced
BiCMOS technology to achieve high speed operation simi-
lar to 5V ABT while maintaining a low power dissipation.
Features
s Input and output interface capability to systems at
5V VCC
s Bushold data inputs eliminate the need for external pull-
up resistors to hold unused inputs (74LVTH162245),
also available without bushold feature (74LVT162245).
s Live insertion/extraction permitted
s Power Up/Down high impedance provides glitch-free
bus loading
s A Port outputs include equivalent series resistance of
25
: making external termination resistors unnecessary
and reducing overshoot and undershoot
s A Port outputs source/sink
r12 mA.
B Port outputs source/sink
32 mA/64 mA
s Functionally compatible with the 74 series 162245
s Latch-up performance exceeds 500 mA
s ESD performance:
Human-body model
! 2000V
Machine model
! 200V
Charged-device model
! 1000V
s Also packaged in plastic Fine Pitch Ball Grid Array
(FBGA)
Ordering Code:
Note 1: Ordering code “G” indicates Trays.
Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Order Number
Package Number
Package Description
74LVT162245G
(Note 1)(Note 2)
BGA54A
(Preliminary)
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LVT162245MEA
(Note 2)
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT162245MTD
(Note 2)
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH162245G
(Note 1)(Note 2)
BGA54A
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LVTH162245MEA
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
[TUBE]
74LVTH162245MEX
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
[TAPE and REEL]
74LVTH162245MTD
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TUBE]
74LVTH162245MTX
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TAPE and REEL]
相關(guān)PDF資料
PDF描述
74LVTH16646MEAX IC TRANSCVR TRI-ST 16BIT 56SSOP
74LVTH2244WMX IC BUFF/DVR TRI-ST DUAL 20SOIC
74LVTH2245WMX IC TRANSCEIVER 3-ST 8BIT 20SOIC
74LVTH244WMX IC BUFF/DVR TRI-ST DUAL 20SOIC
74LVTH245MSAX IC TRANSCVR TRI-ST 8BIT 20SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LVTH162245GRDR 功能描述:總線收發(fā)器 3.3V ABT 16B Bus Trans RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVTH162245GRE4 功能描述:總線收發(fā)器 3.3V ABT 16B 總線收發(fā)器 RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVTH162245GRG4 功能描述:IC BUS TRANSCVR 16BIT 48TSSOP 制造商:texas instruments 系列:74LVTH 包裝:帶卷(TR) 零件狀態(tài):在售 邏輯類型:收發(fā)器,非反相 元件數(shù):2 每元件位數(shù):8 輸入類型:- 輸出類型:推挽式 電流 - 輸出高,低:12mA,12mA;32mA,64mA 電壓 - 電源:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C(TA) 安裝類型:表面貼裝 封裝/外殼:48-TFSOP(0.240",6.10mm 寬) 供應(yīng)商器件封裝:48-TSSOP 基本零件編號:74LVTH162245 標(biāo)準(zhǔn)包裝:2,000
74LVTH162245GX 功能描述:總線收發(fā)器 Transceiver LV 16Bit RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVTH162245MEA 功能描述:總線收發(fā)器 16-Bit Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
主站蜘蛛池模板: 玉溪市| 铁岭市| 博乐市| 呼玛县| 韶山市| 石狮市| 太康县| 秦皇岛市| 阆中市| 中西区| 鲁甸县| 安仁县| 公安县| 芮城县| 塔城市| 商丘市| 鲜城| 贞丰县| 广元市| 灵丘县| 安溪县| 华坪县| 科技| 浦北县| 嘉义县| 高碑店市| 永修县| 安顺市| 轮台县| 原平市| 饶阳县| 肃宁县| 津南区| 芜湖县| 漳浦县| 泊头市| 娱乐| 武汉市| 周口市| 朝阳市| 苍溪县|