- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369326 > 74V1G79 (意法半導(dǎo)體) SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP PDF資料下載
參數(shù)資料
| 型號(hào)： | 74V1G79 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
| 中文描述： | 單上升沿觸發(fā)的D -型觸發(fā)器 |
| 文件頁數(shù)： | 1/10頁 |
| 文件大小： | 200K |
| 代理商： | 74V1G79 |
1/10
July 2001
I
HIGH SPEED:
f
MAX
= 180MHz (TYP.) at V
CC
= 5V
LOW POWER DISSIPATION:
I
CC
= 1
μ
A(MAX.) at T
A
=25°C
HIGH NOISE IMMUNITY:
V
NIH
= V
NIL
= 28% V
CC
(MIN.)
POWER DOWN PROTECTION ON INPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 8mA (MIN) at V
CC
= 4.5V
BALANCED PROPAGATION DELAYS:
t
PLH
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 5.5V
IMPROVED LATCH-UP IMMUNITY
I
I
I
I
I
I
I
DESCRIPTION
The 74V1G79 is an advanced high-speed CMOS
SINGLE POSITIVE EDGE TRIGGERED D-TYPE
FLIP-FLOP fabricated with sub-micron silicon
gate and double-layer metal wiring C
2
MOS
technology. it is designed to operate from 2V to
5.5V, making this device ideal for portable
applications.
This D-Type flip-flop is controlled by a clock input
(CK). On the positive transition of the clock, the Q
output will be set to the logic state that was setup
at the D input.
Following the hold time interval, data at the D input
can be changed without affecting the level at the
output. Power down protection is provided on
inputs and 0 to 7V can be accepted on inputs with
no regard to the supply voltage. This device can
be used to interface 5V to 3V systems.
It’s available in the commercial and extended
temperature range. All inputs and output are
equipped with protection circuits against static
discharge, giving them ESD immunity and
transient excess voltage.
74V1G79
SINGLE POSITIVE EDGE TRIGGERED
D-TYPE FLIP-FLOP
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
PACKAGE
T & R
SOT23-5L
SOT323-5L
74V1G79STR
74V1G79CTR
SOT323-5L
SOT23-5L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74V1G79STR | SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
| 74V1G80 | SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
| 74V1G80CTR | SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
| 74V1G80STR | SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
| 74V1G86 | SINGLE EXCLUSIVE OR GATE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74V1G79CTR | 功能描述:觸發(fā)器 Single "D" Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74V1G79STR | 功能描述:觸發(fā)器 Single "D" Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74V1G80 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
| 74V1G80CTR | 功能描述:觸發(fā)器 Single "D" Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74V1G80STR | 功能描述:觸發(fā)器 Single "D" Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。