- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369327 > 74V1T77CTR (意法半導(dǎo)體) SINGLE D-TYPE LATCH PDF資料下載
參數(shù)資料
| 型號(hào)： | 74V1T77CTR |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | 通用總線功能 |
| 英文描述： | SINGLE D-TYPE LATCH |
| 中文描述： | 單一的D型鎖存 |
| 文件頁(yè)數(shù)： | 1/10頁(yè) |
| 文件大小： | 208K |
| 代理商： | 74V1T77CTR |
1/10
July 2001
I
HIGH SPEED: t
PD
= 4.7ns (TYP.) at V
CC
= 5V
LOW POWER DISSIPATION:
I
CC
= 1
μ
A(MAX.) at T
A
=25°C
COMPATIBLE WITH TTL OUTPUTS:
V
IH
= 2V (MIN), V
IL
= 0.8V (MAX)
POWER DOWN PROTECTION ON INPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 8mA (MIN) at V
CC
= 4.5V
BALANCED PROPAGATION DELAYS:
t
PLH
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
IMPROVED LATCH-UP IMMUNITY
I
I
I
I
I
I
I
DESCRIPTION
The 74V1T77 is an advanced high-speed CMOS
SINGLE
D-TYPE
LATCH
sub-micron silicon gate and double-layer metal
wiring C
2
MOS technology. It is designed to
operate from 4.5V to 5.5V, making this device
ideal for portable applications.
The single D-Type latch is controlled by an Latch
Enable Input (LE). While the LE input is held at a
high level, the Q output will follow the data input
precisely. When the LE input is taken low the Q
fabricated
with
output is latched precisely at the logic level of D
data input.
Power down protection is provided on inputs and
0 to 7V can be accepted on inputs with no regard
to the supply voltage. This device can be used to
interface 5V to 3V.
It’s available in the commercial and extended
temperature range.
All inputs and output are equipped with protection
circuits against static discharge, giving them ESD
immunity and transient excess voltage.
74V1T77
SINGLE D-TYPE LATCH
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
PACKAGE
T & R
SOT23-5L
SOT323-5L
74V1T77STR
74V1T77CTR
SOT323-5L
SOT23-5L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74V1T77STR | SINGLE D-TYPE LATCH |
| 74V1T79CTR | SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
| 74V1T79 | SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
| 74V1T79STR | SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
| 74V1T80CTR | SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74V1T77STR | 功能描述:閉鎖 Single "D" Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74V1T79 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
| 74V1T79CTR | 功能描述:觸發(fā)器 Single "D" Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74V1T79STR | 功能描述:觸發(fā)器 Single "D" Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74V1T80 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。