- 您現在的位置：買賣IC網 > PDF目錄2026 > 74VCX16373MTD (Fairchild Semiconductor)IC LATCH TRANSP 16BIT LV 48TSSOP PDF資料下載
參數資料
| 型號： | 74VCX16373MTD |
| 廠商： | Fairchild Semiconductor |
| 文件頁數： | 1/10頁 |
| 文件大小： | 0K |
| 描述： | IC LATCH TRANSP 16BIT LV 48TSSOP |
| 標準包裝： | 38 |
| 系列： | 74VCX |
| 邏輯類型： | D 型透明鎖存器 |
| 電路： | 8:8 |
| 輸出類型： | 三態 |
| 電源電壓： | 1.2 V ~ 3.6 V |
| 獨立電路： | 2 |
| 延遲時間 - 傳輸： | 1.5ns |
| 輸出電流高，低： | 24mA，24mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TFSOP（0.240"，6.10mm 寬） |
| 供應商設備封裝： | 48-TSSOP |
| 包裝： | 管件 |
| 其它名稱： | 74VCX16373MTD-ND 74VCX16373MTDFS |
2005 Fairchild Semiconductor Corporation
DS500065
www.fairchildsemi.com
October 1997
Revised June 2005
7
4
VC
X16
373
Lo
w
V
o
lt
age
16-
Bit
T
ransp
arent
Lat
ch
w
ith
3.
6V
T
o
le
rant
I
nput
s
and
O
u
tput
s
74VCX16373
Low Voltage 16-Bit Transparent Latch
with 3.6V Tolerant Inputs and Outputs
General Description
The VCX16373 contains sixteen non-inverting latches with
3-STATE outputs and is intended for bus oriented applica-
tions. The device is byte controlled. The flip-flops appear to
be transparent to the data when the Latch Enable (LE) is
HIGH. When LE is LOW, the data that meets the setup time
is latched. Data appears on the bus when the Output
Enable (OE) is LOW. When OE is HIGH, the outputs are in
a high impedance state.
The 74VCX16373 is designed for low voltage (1.2V to
3.6V) VCC applications with I/O compatibility up to 3.6V.
The 74VCX16373 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
s 1.2V to 3.6V VCC supply operation
s 3.6V tolerant inputs and outputs
s tPD (In to On)
3.0 ns max for 3.0V to 3.6V VCC
s Power-off high impedance inputs and outputs
s Support live insertion and withdrawal (Note 1)
s Static Drive (IOH/IOL)
r24 mA @ 3.0V VCC
s Latch-up performance exceeds 300 mA
s ESD performance:
Human body model
! 2000V
Machine model
! 200V
s Also packaged in plastic Fine-Pitch Ball Grid Array
(FBGA) (Preliminary)
Note 1: To ensure the high-impedance state during power up or power
down, OE should be tied to VCC through a pull-up resistor; the minimum
value of the resistor is determined by the current-sourcing capability of the
driver.
Ordering Code:
Note 2: Ordering Code “G” indicates Trays.
Note 3: Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Order Number
Package Number
Package Description
74VCX16373G
(Note 2)(Note 3)
BGA54A
(Preliminary)
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74VCX16373MTD
(Note 3)
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
s Uses proprietary noise/EMI reduction circuitry
相關PDF資料 |
PDF描述 |
|---|---|
| 74VCX16374GX | IC FLIP FLOP 16BIT D LV 54FBGA |
| 74VCXH16245DTRG | IC TXRX 16BIT CMOS BIDIR 48TSSOP |
| 74VCXH245MNR2 | IC TXRX 8BIT 3STATE BIDIR 20QFN |
| 74VHC112SJX | IC FLIP FLOP DUAL JK 16SOP |
| 74VHC161N | IC COUNTER BINARY 4BIT 16DIP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74VCX16373MTD_Q | 功能描述:閉鎖 16-Bit Trans Latch RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74VCX16373MTDX | 功能描述:閉鎖 16-Bit Trans Latch RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74VCX16373T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch |
| 74VCX16373TTR | 功能描述:閉鎖 16-Bit "D" Latch RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74VCX16374 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Low−Voltage 1.8/2.5/3.3V 16−Bit D−Type Flip−Flop With 3.6 V−Tolerant Inputs and Outputs |
發布緊急采購，3分鐘左右您將得到回復。