- 您現在的位置：買賣IC網 > PDF目錄369351 > 78Q2120-64 (Electronic Theatre Controls, Inc.) 10/100BASE-TX Ethernet Transceiver PDF資料下載
參數資料
| 型號： | 78Q2120-64 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 10/100BASE-TX Ethernet Transceiver |
| 中文描述： | 10/100BASE-TX以太網收發器 |
| 文件頁數： | 2/33頁 |
| 文件大小： | 200K |
| 代理商： | 78Q2120-64 |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
78Q2120
10/100BASE-TX
Ethernet Transceiver
FUNCTIONAL DESCRIPTION
2
GENERAL
SUPPLY VOLTAGE
The 78Q2120 can operate from either a single 3.3V
(
±
0.3V) or 5.0V (
±
0.5V) power supply. The chip
automatically adapts to the supply voltage used. No
pin configuration is required.
POWER MANAGEMENT
The 78Q2120 has three power saving modes:
Chip Power-Down
Receive Power Management
Transmit High Impedance Mode
Chip power-down is activated by setting the PWRDN
bit in the MII register (MR0.11) or pulling high the
PWRDN pin. When the chip is in power-down mode, all
on-chip circuitry is shut off, and the device consumes
minimum
power.
While
in
78Q2120 still responds to management transactions.
Receive power management (RXCC mode) is
activated by setting the RXCC bit in the MII register
(MR16.0). In this mode of operation, the adaptive
equalizer, the clock recovery phase lock loop (PLL),
and all other receive circuitry will be powered down
when no valid signal is present at the UTP receive
line interface. As soon as a valid signal is detected,
all circuits will automatically be powered up to
resume normal operation. During this mode of
operation, RX_CLK will be inactive when there is no
data being received. Note that the RXCC mode is
not supported during 10BASE-T operation.
power-down
state,
the
Transmit high impedance mode is activated by
setting the TXHIM bit in the MII register (MR16.12). In
this mode of operation, the transmit UTP drivers are in
a high impedance state and TXCLK is tri-stated. A
weak internal pull-up is enabled on TXCLK. The
receive circuitry remains fully operational. The default
state of MR16.12 is a logic low for disabling the
transmit high impedance mode. Only a reset condition
will automatically clear MR16.12. The transmitter is
fully functional when MR16.12 is cleared.
ANALOG BIASING
The 78Q2120 uses the reference clock and an external
resistor to generate accurate bias voltages for the chip.
CLOCK SELECTION
The 78Q2120 will default to use the on-chip crystal
oscillator. In this mode a 25MHz crystal is connected
between the XTLP and XTLN pins. The CKIN pin should
be tied low. Alternatively, an externally generated
25MHz clock can be connected to the CKIN pin. The
chip senses activity on the CKIN pin, and will
automatically configure itself to use the external clock.
In this mode of operation, a crystal is not required and
the XTLP and XTLN pins should be connected together.
TRANSMIT CLOCK GENERATION
The
transmitter
uses
synthesizer to generate the transmit clock. In
100BASE-TX operation, the synthesizer multiplies the
reference clock by 5 to obtain the internal 125MHz
serial transmit clock. In 10BASE-T mode, it generates
an internal 20MHz transmit clock by multiplying the
reference 25MHz clock by 4/5. The synthesizer
references either the local 25 MHz crystal oscillator,
or the externally applied clock, depending on the
selected mode of operation.
an
on-chip
frequency
RECEIVE SIGNAL QUALIFICATION
The integrated signal qualifier has separate squelch
and un-squelch thresholds, and includes a built-in
timer to ensure fast and accurate signal detection and
receive noise rejection. Upon detection of two or
more valid 10BASE-T or 100BASE-TX pulses on the
line receive port, the
pass
indication, indicating the
presence of valid receive signals or data, will be
asserted. When
pass
is asserted, the signal detect
threshold is lowered by about 60%, and all adaptive
circuits are released from their quiescent operating
conditions, allowing them to lock onto the incoming
data. In 100BASE-TX operation,
pass
will be de-
asserted when no signal is presented for a period of
about 1.2us. In 10BASE-T operation,
pass
will be de-
asserted whenever no Manchester data is received.
In either case, the signal detect threshold will return to
the squelched level whenever the
pass
indication is
de-asserted. The
pass
signal is used internally to
control the operation of the receive clock recovery.
RECEIVE CLOCK RECOVERY
In 100BASE-TX mode, the 125MHz receive clock is
extracted using a narrow-band PLL. When no receive
signal is present, the PLL is directed to lock onto the
transmit 125 MHz clock. When
pass
is asserted, the PLL
will use the received NRZI signal as the clock reference.
The recovered clock is used to re-time the data signal and
for conversion of the data to NRZ format.
In 10BASE-T mode, the 10MHz clock is recovered
using a PLL. For fast acquisition, the receive PLL is
locked onto the transmit reference clock during idle
receive periods. When Manchester-coded preambles
are detected, the PLL adjusts its phase and re-
synchronizes with the incoming Manchester data.
相關PDF資料 |
PDF描述 |
|---|---|
| 78Q2120-64CG | 10/100BASE-TX Ethernet Transceiver |
| 78Q2120-64CGT | 10/100BASE-TX Ethernet Transceiver |
| 78Q2120-64T | 10/100BASE-TX Ethernet Transceiver |
| 78Q2120-CGT | 10/100BASE-TX Ethernet Transceiver |
| 78Q8392L | Low Power Ethernet Coaxial Transceiver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 78Q2120-64CG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver |
| 78Q2120-64CGT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver |
| 78Q2120-64T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver |
| 78Q2120C | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:10/100BASE - TX Transceiver |
| 78Q2120C09-64CGT | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:10/100BASE-TX Transceiver |
發布緊急采購，3分鐘左右您將得到回復。