- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382825 > 79RC32351-133DH (Integrated Device Technology, Inc.) IDT Interprise Integrated Communications Processor PDF資料下載
參數(shù)資料
| 型號： | 79RC32351-133DH |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | IDT Interprise Integrated Communications Processor |
| 中文描述： | IDT的洽談會集成通信處理器 |
| 文件頁數(shù)： | 1/42頁 |
| 文件大?。?/td> | 560K |
| 代理商： | 79RC32351-133DH |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
1 of 42
May 25, 2004
2002 Integrated Device Technology, Inc.
DSC 6053
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
Features List
◆
RC32300 32-bit Microprocessor
–
Enhanced MIPS-II ISA
–
Enhanced MIPS-IV cache prefetch instruction
–
DSP Instructions
–
MMU with 16-entry TLB
–
8kB Instruction cache, 2-way set associative
–
2kB Data cache, 2-way set associative
–
Per line cache locking
–
Write-through and write-back cache management
–
Debug interface through the EJTAG port
–
Big or little endian support
◆
Interrupt Controller
–
Allows status of each interrupt to be read and masked
◆
UARTs
–
Two 16550 Compatible UARTs
–
Baud rate support up to 1.5 Mb/s
◆
Counter/Timers
–
Three general purpose 32-bit counter/timers
◆
General Purpose I/O Pins (GPIOP)
–
32 individually programmable pins:
each pin programmable as input, output, or alternate function,
input can be an interrupt or NMI source,
input can also be active high or active low
–
4 additional, auxiliary GPIO pins can be configured as input or
output
◆
SDRAM Controller
–
2 memory banks, non-interleaved, 512 MB total
–
32-bit wide data path
–
Supports 4-bit, 8-bit, and 16-bit wide SDRAM chips
–
SODIMM support
–
Stays on page between transfers
–
Automatic refresh generation
◆
Peripheral Device Controller
–
26-bit address bus
–
32-bit data bus with variable width support of 8-,16-, or 32-bits
–
8-bit boot ROM support
–
6 banks available, up to 64MB per bank
–
Supports Flash ROM, PROM, SRAM, dual-port memory, and
peripheral devices
–
Supports external wait-state generation, Intel or Motorola style
–
Write protect capability
–
Direct control of optional external data transceivers
◆
System Integrity
–
Programmable system watchdog timer resets system on time-
out
–
Programmable bus transaction times memory and peripheral
transactions and generates a warm reset on time-out
◆
DMA
–
14 DMA channels
–
Services on-chip and external peripherals
–
Supports memory-to-memory, memory-to-I/O, and I/O-to-I/O
transfers
–
Supports flexible descriptor based operation and chaining via
linked lists of records (scatter / gather capability)
–
Supports unaligned transfers
Block Diagram
EJTAG
MMU
D. Cache
I. Cache
RC32300
CPU Core
ICE
Interrupt
Controller
3 Counter
Timers
Watchdog
Timer
10/100
Ethernet
Interface
USB
Interface
16 Channel
DMA
Controller
Arbiter
Ext. Bus
Master
SDRAM &
Device
Controller
2 UARTS
(16550)
GPIO
Interface
ATM
Interface
Memory &
Peripheral Bus
Ch. 1 Ch. 2
Serial Channels
GPIO Pins
Utopia 1 / 2
:
:
79RC32351
IDT
TM
Interprise
TM
Integrated
Communications Processor
相關PDF資料 |
PDF描述 |
|---|---|
| 79RC32355-133DH | Communications Processor |
| 79RC32355-133DHI | Communications Processor |
| 79RC32T355-133DH | IDT Interprise Integrated Communications Processor |
| 79RC32T355-133DHI | IDT Interprise Integrated Communications Processor |
| 79RC32T355-150DH | IDT Interprise Integrated Communications Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 79RC32355 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor |
| 79RC32355133DH | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor |
| 79RC32355-133DH | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor |
| 79RC32355133DHI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor |
| 79RC32355-133DHI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復。