- 您現在的位置：買賣IC網 > PDF目錄294482 > 8532AY-01LFT (INTEGRATED DEVICE TECHNOLOGY INC) 8532 SERIES, LOW SKEW CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 PDF資料下載
參數資料
| 型號： | 8532AY-01LFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 8532 SERIES, LOW SKEW CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-52 |
| 文件頁數： | 1/13頁 |
| 文件大小： | 5521K |
| 代理商： | 8532AY-01LFT |
8532AY-01
www.icst.com/products/hiperclocks.html
REV. D
NOVEMBER 04, 2008
1
Integrated
Circuit
Systems, Inc.
ICS8532AY-01
LOW SKEW, 1-TO-17
DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
GENERAL DESCRIPTION
The ICS8532AY-01 is a low skew, 1-to-17, Dif-
ferential-to-3.3V LVPECL Fanout Buffer and a
member of the HiPerClockS family of High
Performance Clock Solutions from ICS. The
ICS8532AY-01 has two selectable clock inputs.
The CLK, nCLK pair can accept most standard differential
input levels. The PCLK, nPCLK pair can accept LVPECL,
CML, or SSTL input levels. The clock enable is internally
synchronized to eliminate runt pulses on the outputs during
asynchronous assertion/deassertion of the clock enable pin.
Guaranteed output and part-to-part skew characteristics make
the ICS8532AY-01 ideal for those clock distribution applica-
tions demanding well defined performance and repeatability.
FEATURES
Seventeen differential 3.3V LVPECL outputs
Selectable differential CLK, nCLK or LVPECL clock inputs
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
PCLK, nPCLK supports the following input types:
LVPECL, CML, SSTL
Maximum output frequency: 500MHz
Translates any single-ended input signal (LVCMOS, LVTTL,
GTL) to 3.3V LVPECL levels with resistor bias on nCLK input
Output skew: 50ps (maximum)
Part-to-part skew: 250ps (maximum)
Propagation delay: 2.5ns (maximum)
3.3V operating supply
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
BLOCK DIAGRAM
PIN ASSIGNMENT
HiPerClockS
ICS
CLK
nCLK
PCLK
nPCLK
Q0:Q16
nQ0:nQ16
D
Q
LE
CLK_EN
CLK_SEL
0
1
VCCO
nc
VCC
CLK
nCLK
CLK_SEL
PCLK
nPCLK
VEE
CLK_EN
VEE
VCCO
1
2
3
4
5
6
7
8
9
10
11
12
13
14 15 16 17 18 19 20 21 22 23 24 25 26
39
38
37
36
35
34
33
32
31
30
29
28
27
52 51 50 49 48 47 46 45 44 43 42 41 40
Q11
nQ11
Q12
nQ12
Q13
nQ13
V
CCO
Q14
nQ14
Q15
nQ15
Q16
nQ16
VCCO
Q6
nQ6
Q7
nQ7
Q8
nQ8
VCCO
Q9
nQ9
Q10
nQ10
VCCO
nQ5
Q5
nQ4
Q4
nQ3
Q3
V
CCO
nQ2
Q2
nQ1
Q1
nQ0
Q0
52-Lead LQFP
10mm x 10mm x 1.4mm body package
Y package
Top View
ICS8532AY-01
相關PDF資料 |
PDF描述 |
|---|---|
| 8535AG-21 | 8535 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO14 |
| 8535AG-21LF | 8535 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO14 |
| 8535AG-21LFT | 8535 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO14 |
| 853S12AKILF | 853S SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32 |
| 853S12AKILFT | 853S SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 8532AY-01T | 制造商:Integrated Device Technology Inc 功能描述:8532AY-01T - Tape and Reel |
| 8532B-6501 | 制造商:Eaton Corporation 功能描述:Output Device, SPDT relay, 50 series |
| 8532-BA25BI G | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 8532BA25BIG | 制造商:PLX Technology 功能描述: |
| 8532J81CBE22 | 功能描述:按鈕開關 Pushbutton RoHS:否 制造商:C&K Components 觸點形式:2 NC - 2 NO 開關功能:ON ? OFF 電流額定值:4 A 電壓額定值 AC:12 V to 250 V 電壓額定值 DC:12 V to 50 V 功率額定值: 安裝風格:Through Hole 照明:Illuminated 照明顏色:None IP 等級:IP 40 端接類型:Solder 觸點電鍍:Silver 執行器:Square 蓋顏色: 封裝: 可燃性等級:UL 94 V-0 |
發布緊急采購，3分鐘左右您將得到回復。