- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24610 > 9112AG-27LFT (INTEGRATED DEVICE TECHNOLOGY INC) 9112 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 PDF資料下載
參數(shù)資料
| 型號： | 9112AG-27LFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 9112 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 封裝： | 0.173 INCH, MO-153, LEAD FREE, TSSOP-8 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大小： | 163K |
| 代理商： | 9112AG-27LFT |
Integrated
Circuit
Systems, Inc.
General Description
Features
ICS9112-27
0055G—04/26/05
Block Diagram
Low Skew PCI / PCI-X Buffer
Pin Configuration
Frequency range 0 - 140 MHz (3.3V)
Less than 200 ps Jitter between outputs
Skew controlled outputs < 100 ps
Distribute one clock input to one bank of four
outputs
3.3V ±10% operation
Available in 8 pin TSSOP, and SOIC packages.
The ICS9112-27 is a high performance, low skew, low jitter
PCI / PCI-X clock driver. It is designed to distribute high
speed signals in PCI / PCI-X applications operating at
speeds from 0 to 140 MHz.
The ICS9112-27 is characterized for operation from -40°C
to 85°C for automotive and industrial applications.
8 pin TSSOP & SOIC
CLK_IN
OE
CLK0
GND
CLK3
CLK2
VDD
CLK1
ICS9112-27
1
2
3
4
8
7
6
5
CLK_IN
CLK0
CLK1
CLK2
CLK3
LOGIC
CONTROL
OE
Pin Descriptions
S
T
U
P
N
IS
T
U
P
T
U
O
N
I
_
K
L
CE
O)
0
:
3
(
K
L
C
00
e
t
a
t
s
i
r
T
01
0
10
e
t
a
t
s
i
r
T
11
1
Functionality Table
R
E
B
M
U
N
I
PE
M
A
N
I
PE
P
Y
TN
O
I
T
P
I
R
C
S
E
D
1N
I
_
K
L
CN
I.
y
c
n
e
u
q
e
r
f
e
c
n
e
r
e
f
e
r
t
u
p
n
I
2E
ON
I
s
t
u
p
t
u
o
k
c
o
l
c
e
h
t
s
e
t
a
t
s
i
r
t
i
,
w
o
l
s
i
E
O
n
e
h
W
.
e
l
b
a
n
e
t
u
p
t
u
O
30
K
L
CT
U
Ot
u
p
t
u
o
k
c
o
l
c
d
e
r
e
f
u
B
4D
N
GR
W
Pd
n
u
o
r
G
51
K
L
CT
U
Ot
u
p
t
u
o
k
c
o
l
c
d
e
r
e
f
u
B
6D
D
VR
W
PV
3
.
3
r
o
f
y
l
p
u
s
r
e
w
o
P
72
K
L
CT
U
Ot
u
p
t
u
o
k
c
o
l
c
d
e
r
e
f
u
B
83
K
L
CT
U
Ot
u
p
t
u
o
k
c
o
l
c
d
e
r
e
f
u
B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9112AG-27T | 9112 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 9112AM-27LF | 9112 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 9112AG-27 | 9112 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 9112AG-27LF | 9112 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 051-328-0029 | RF Coaxial Connectors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9112AM16LF | 制造商:Integrated Device Technology Inc 功能描述:Zero Delay PLL Clock Buffer Single 25MHz to 133MHz 8-Pin SOIC N Tube 制造商:IDT 功能描述:Zero Delay PLL Clock Buffer Single 25MHz to 133MHz 8-Pin SOIC N Tube |
| 9112AM-16LF | 功能描述:時(shí)鐘緩沖器 PC BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9112AM-16LFT | 功能描述:時(shí)鐘緩沖器 PC BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9112AM-16LN | 制造商:Integrated Device Technology Inc 功能描述:IDT 9112AM-16LN PHASED LOCKED LOOP (PLL) - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:IDT 9112AM-16LN Phased Locked Loop (PLL) |
| 9112AM-16T | 制造商:INT_CIR_SYS 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。