- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24617 > 9169CM-23LF (INTEGRATED DEVICE TECHNOLOGY INC) 83.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9169CM-23LF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 83.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 封裝： | 0.300 INCH, ROHS COMPLIANT, MS-013, MO-119, SOIC-28 |
| 文件頁數(shù)： | 5/9頁 |
| 文件大小： | 207K |
| 代理商： | 9169CM-23LF |
5
ICS9169C-23
Technical Pin Function Descriptions
VDD
This is the power supply to the internal logic of the device
as well as the following clock output buffers:
A. REF clock output buffers
B. BUS clock output buffers
C. Fixed clock output buffers
This pin may be operated at any voltage between 3.0 and
5.5 volts. Clocks from the listed buffers that it supplies
will have a voltage swing from ground to this level. For the
actual guaranteed high and low voltage levels of these
clocks, please consult the AC parameter table in this data
sheet.
GND
This is the power supply ground return pin for the internal
logic of the device as well as the following clock output
buffers:
A. REF clock output buffers
B. BUS clock output buffers
C. CPU clock output buffers
X1
This pin serves one of two functions. When the device is
used with a crystal, X1 acts as the input pin for the
reference signal that comes from the discrete crystal.
When the device is driven by an external clock signal, X1
is the device’ input pin for that reference clock. This pin
also implements an internal crystal loading capacitor that
is connected to ground. See the data tables for the value of
the capacitor.
X2
This pin is used only when the device uses a Crystal as the
reference frequency source. In this mode of operation, X2
is an output signal that drives (or excites) the discrete
crystal. This pin also implements an internal crystal loading
capacitor that is connected to ground. See the data tables
for the value of the capacitor.
CPU (1:8)
This pin is the clock output that drives processor and other
CPU related circuitry that require clocks which are in tight
skew tolerance with the CPU clock. The voltage swing of
these clocks is controlled by that which is applied to the
VDD pin of the device. See the Functionality table at the
beginning of this data sheet for a list of the specific
frequencies this clock operates at and the selection codes
that are necessary to produce these frequencies.
BUS (1:6)
This pin is the clock output that is intended to drive the
systems plug-in card bus. The voltage swing of these
clocks is controlled by the supply that is applied to the
VDD pin of the device. See the Functionality table at the
beginning of this data sheet for a list of the specific
frequencies that this clock operates at and the selection
codes that are necessary to produce these frequencies.
FS0, FS1, FS2
These pins control the frequency of the clocks at the CPU,
CPUL, BUS, SDRAM, AGP and IOAPIC pins. See the Fun-
tionality table at the beginning of this data sheet for a list
of the specific frequencies that this clock operates at and
the selection codes that are necessary to produce these
frequencies. The device reads these pins at power-up and
stores the programmed selection code in an internal data
latch. (See programming section of this data sheet for
configuration circuitry recommendations.
BSEL
When this pin is a logic 1, it will place the CPU clocks in
the synchronous mode (running at half the frequency of
the Ref). If this pin is a logic 0, it will be in the asynchronous
mode for the CPU clocks and will operate at the
preprogrammed fixed frequency rate. It is a shared pin
and is programed the same way as the Frequency Select
pins.
VDD 2, 3
These are the power supply pins for the CPU clock buffers.
By separating the clock power pins, each group can receive
the appropriate power decoupling and bypassing necessary
to minimize EMI and crosstalk between the individual
signals. VDD2 can be reduced to 2.5V VDD for advanced
processor clocks, which will bring CPU (1:6) outputs at 0
to 2.5V output swings.
48 MHz
This is a fixed frequency clock that is typically used to
drive Super I/O peripheral device needs.
24 MHz
This is a fixed frequency clock that is typically used to
drive Keyboard controller clock needs.
VDD4
This power pin supplies the BUS clock buffers.
REF
This is a fixed frequency clock that runs at the same
frequency as the input reference clock (typically 14.31818
MHz) is and typically used to drive Video and ISA BUS
requirements.
VDD5
This power pin supplies the 48/24 MHz clocks.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 917-11 | 0 MHz - 20000 MHz, 225 deg RF/MICROWAVE COAXIAL MECHANICAL PH SHIFTER |
| 917-12 | 0 MHz - 20000 MHz, 225 deg RF/MICROWAVE COAXIAL MECHANICAL PH SHIFTER |
| 917-21 | 0 MHz - 20000 MHz, 225 deg RF/MICROWAVE COAXIAL MECHANICAL PH SHIFTER |
| 917-22 | 0 MHz - 20000 MHz, 225 deg RF/MICROWAVE COAXIAL MECHANICAL PH SHIFTER |
| 917-1 | 0 MHz - 20000 MHz, 225 deg RF/MICROWAVE COAXIAL MECHANICAL PH SHIFTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9169CM-23LFT | 制造商:Integrated Device Technology Inc 功能描述:9169CM-23LFT - Tape and Reel |
| 9169M-01 | 制造商:Integrated Device Technology Inc 功能描述:PLL Frequency Generator Dual 28-Pin SOIC Tube |
| 9169M-01LF | 制造商:Integrated Device Technology Inc 功能描述:PLL Frequency Generator Dual 28-Pin SOIC Tube 制造商:Integrated Device Technology Inc 功能描述:28 SOP (LEAD FREE) - Rail/Tube |
| 9169M-01LFT | 制造商:Integrated Device Technology Inc 功能描述:PLL Frequency Generator Dual 28-Pin SOIC T/R 制造商:Integrated Device Technology Inc 功能描述:28 SOP (LEAD FREE) - Tape and Reel |
| 9169P | 制造商:ITT Interconnect Solutions 功能描述:CA3106E14S-6SF80A232 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。