- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36324 > 933790930652 (NXP SEMICONDUCTORS) TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | 933790930652 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 多路復(fù)用及模擬開關(guān) |
| 英文描述： | TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, PDSO20 |
| 封裝： | PLASTIC, SO-20 |
| 文件頁(yè)數(shù)： | 9/16頁(yè) |
| 文件大小： | 124K |
| 代理商： | 933790930652 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
December 1990
2
Philips Semiconductors
Product specication
Triple 2-channel analog
multiplexer/demultiplexer with latch
74HC/HCT4353
FEATURES
Wide analog input voltage range: ± 5 V
Low “ON” resistance:
80
(typ.) at VCC VEE = 4.5 V
70
(typ.) at VCC VEE = 6.0 V
60
(typ.) at VCC VEE = 9.0 V
Logic level translation:
to enable 5 V logic to communicate with
± 5 V analog
signals
Typical “break before make” built in
Address latches provided
Output capability: non-standard
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT4353 are high-speed Si-gate CMOS
devices. They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT4353 are triple 2-channel analog
multiplexers/demultiplexers with two common enable
inputs (E1 and E2) and a latch enable input (LE). Each
multiplexer has two independent inputs/outputs (nY0 and
nY1), a common input/output (nZ) and select inputs (S1 to
S3).
Each multiplexer/demultiplexer contains two bidirectional
analog switches, each with one side connected to an
independent input/output (nY0 and nY1) and the other side
connected to a common input/output (nZ).
With E1 LOW and E2 HIGH, one of the two switches is
selected (low impedance ON-state) by S1 to S3.
The data at the select inputs may be latched by using the
active LOW latch enable input (LE). When LE is HIGH, the
latch is transparent. When either of the two enable inputs,
E1 (active LOW) and E2 (active HIGH), is inactive, all
analog switches are turned off.
VCC and GND are the supply voltage pins for the digital
control inputs (S1 to S3, LE, E1 and E2). The VCC to GND
ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT.
The analog inputs/outputs (nY0 and nY1, and nZ) can
swing between VCC as a positive limit and VEE as a
negative limit. VCC VEE may not exceed 10.0 V.
For operation as a digital multiplexer/demultiplexer, VEE is
connected to GND (typically ground).
QUICK REFERENCE DATA
VEE = GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPZH/ tPZL
turn “ON” time E1,E2 or Sn to Vos
CL = 50 pF; RL =1 k;
VCC = 5 V
29
21
ns
tPHZ/ tPLZ
turn “OFF” time E1,E2 or Sn to Vos
20
22
ns
CI
input capacitance
3.5
pF
CPD
power dissipation capacitance per switch
notes 1 and 2
23
pF
CS
max. switch capacitance
independent (Y)
5
pF
common (Z)
8
pF
Notes
1. CPD is used to determine the dynamic power
dissipation (PD in W):
PD =
CPD × VCC2 × fi + ∑ {(CL +CS) × VCC2 × fo} where:
fi = input frequency in MHz
CL = output load capacitance in pF
fo = output frequency in MHz
CS = max. switch capacitance in pF
∑ {(CL ×CS) × VCC2 × fo} = sum of outputs
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC 1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package
Information”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 933790940118 | TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, PDSO20 |
| 933757520652 | TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, PDIP20 |
| 933790940112 | TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, PDSO20 |
| 933835790005 | TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, UUC |
| 933840950602 | SQUARE, TIMER, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9337-A17R | 制造商:GC Electronics 功能描述: |
| 9337C | 制造商:Hubbell Premise Wiring 功能描述: |
| 9337-CHR-100 | 制造商:Belden Inc 功能描述: |
| 9337CKE100M | 制造商:RFMD 制造商全稱:RF Micro Devices 功能描述:380W GaN WIDEBAND PULSED |
| 9337CMG | 制造商:Apex Tool Group 功能描述:7 IN. DIAGONAL CUTTING S J PLIERS W/CO-MOLDED GRIPS, LASER HARDENED EDGES, CDD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。