- 您現在的位置：買賣IC網 > PDF目錄36336 > 935260566157 (NXP SEMICONDUCTORS) COLOR SIGNAL ENCODER, PQFP44 PDF資料下載
參數資料
| 型號： | 935260566157 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號轉換 |
| 英文描述： | COLOR SIGNAL ENCODER, PQFP44 |
| 封裝： | PLASTIC, SOT-307, QFP-44 |
| 文件頁數： | 25/59頁 |
| 文件大小： | 232K |
| 代理商： | 935260566157 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
2000 Mar 08
31
Philips Semiconductors
Product specication
Digital video encoder
SAA7128H; SAA7129H
Table 52 Subaddress 6CH
Table 53 Subaddress 6DH
Table 54 Subaddress 6EH
Table 55 Selection of phase reset mode
BIT
SYMBOL
DESCRIPTION
7 to 0
HTRIG[7:0]
These are the 8 LSBs of the 11-bit code that sets the horizontal trigger phase related to
the signal on RCV1 or RCV2 input. The 3 MSBs are held in subaddress 6DH, see
Table 53. Values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed. Increasing
HTRIG[10:0] decreases delays of all internally generated timing signals. Reference
mark: analog output horizontal sync (leading slope) coincides with active edge of RCV
used for triggering at HTRIG[10:0] = 4FH (79).
BIT
SYMBOL
DESCRIPTION
7
HTRIG10
These are the 3 MSBs of the horizontal trigger phase code; see Table 52.
6
HTRIG9
5
HTRIG8
4
VTRIG4
Sets the vertical trigger phase related to signal on RCV1 input. Increasing VTRIG
decreases delays of all internally generated timing signals, measured in half lines;
variation range of VTRIG[4:0] = 0 to 31 (1FH).
3
VTRIG3
2
VTRIG2
1
VTRIG1
0
VTRIG0
BIT
SYMBOL
DESCRIPTION
7
SBLBN
0 = vertical blanking is dened by programming of FAL and LAL; default state after reset
1 = vertical blanking is forced in accordance with
“ITU-R BT.624” (50 Hz) or RS170A
(60 Hz)
6
BLCKON
0 = encoder in normal operation mode
1 = output signal is forced to blanking level; default state after reset
5
PHRES1
These 2 bits select the phase reset mode of the colour subcarrier generator;
see Table 55.
4
PHRES0
3
LDEL1
These 2 bits select the delay on luminance path with reference to chrominance path;
see Table 56.
2
LDEL0
1
FLC1
These 2 bits select eld length control; see Table 57.
0
FLC0
PHRES1
PHRES0
DESCRIPTION
0
no reset or reset via RTCI from SAA7111 if bit RTCE = 1; default value after reset
0
1
reset every two lines or SECAM specic if bit SECAM = 1
1
0
reset every eight elds
1
reset every four elds
相關PDF資料 |
PDF描述 |
|---|---|
| 935260567118 | COLOR SIGNAL ENCODER, PQFP44 |
| 935260567151 | COLOR SIGNAL ENCODER, PQFP44 |
| 935260567157 | COLOR SIGNAL ENCODER, PQFP44 |
| 935262600518 | COLOR SIGNAL ENCODER, PQFP44 |
| 935262600557 | COLOR SIGNAL ENCODER, PQFP44 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 935261069122 | 制造商:NXP Semiconductors 功能描述:IC SECURITY TRANSPONDER PLLMC |
| 935262025112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
發布緊急采購，3分鐘左右您將得到回復。