- 您現在的位置：買賣IC網 > PDF目錄36337 > 935261504551 (NXP SEMICONDUCTORS) SPECIALTY CONSUMER CIRCUIT, PQFP44 PDF資料下載
參數資料
| 型號： | 935261504551 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| 封裝： | PLASTIC, SOT-307, QFP-44 |
| 文件頁數： | 5/87頁 |
| 文件大?。?/td> | 440K |
| 代理商： | 935261504551 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
1999 Jul 01
13
Philips Semiconductors
Product specication
9-bit video input processor
SAA7113H
Fig.8 Clamp and gain flow.
WIPE = white peak level (254); SBOT = sync bottom level (1); CLL = clamp level [60 Y (128 C)];
HSY = horizontal sync pulse; HCL = horizontal clamp pulse.
handbook, full pagewidth
10
+ CLAMP
CLAMP
NO CLAMP
10
01
10
MGC647
fast
GAIN
slow
+ GAIN
GAIN
HCL
HSY
ADC
SBOT
WIPE
CLL
ANALOG INPUT
GAIN ->
<- CLAMP
VBLK
NO BLANKING ACTIVE
10
8.3
Chrominance processing
The 9-bit chrominance signal is fed to the multiplication
inputs of a quadrature demodulator, where two subcarrier
signals from the local oscillator DTO1 are applied
(0 and 90
° phase relationship to the demodulator axis).
The frequency is dependent on the present colour
standard. The output signals of the multipliers are
low-pass filtered (four programmable characteristics) to
achieve the desired bandwidth for the colour difference
signals (PAL, NTSC) or the 0 and 90
° FM signals
(SECAM).
The colour difference signals are fed to the
Brightness/Contrast/Saturation block (BCS), which
includes the following five functions:
AGC (automatic gain control for chrominance
PAL and NTSC)
Chrominance amplitude matching (different gain factors
for (R
Y) and (B Y) to achieve CCIR-601 levels
CR and CB for all standards)
Chrominance saturation control
Luminance contrast and brightness
Limiting YUV to the values 1 (minimum) and 254
(maximum) to fulfil CCIR-601 requirements.
The SECAM-processing contains the following blocks:
Baseband ‘bell’ filters to reconstruct the amplitude and
phase equalized 0 and 90
° FM signals
Phase demodulator and differentiator
(FM-demodulation)
De-emphasis filter to compensate the pre-emphasized
input signal, including frequency offset compensation
(DB or DR white carrier values are subtracted from the
signal, controlled by the SECAM switch signal).
The burst processing block provides the feedback loop of
the chrominance PLL and contains:
Burst gate accumulator
Colour identification and killer
Comparison nominal/actual burst amplitude (PAL/NTSC
standards only)
相關PDF資料 |
PDF描述 |
|---|---|
| 935261504557 | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| 935261537118 | DELTA-SIGMA ADC, PDSO16 |
| 935261537112 | DELTA-SIGMA ADC, PDSO16 |
| 935261615112 | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| 935261615118 | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 935262025112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
發布緊急采購，3分鐘左右您將得到回復。