- 您現在的位置：買賣IC網 > PDF目錄36340 > 935269151115 (NXP SEMICONDUCTORS) 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5 PDF資料下載
參數資料
| 型號： | 935269151115 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5 |
| 封裝： | 1.50 MM, PLASTIC, SOT-23, SOT-25, SO-5 |
| 文件頁數： | 11/12頁 |
| 文件大小： | 122K |
| 代理商： | 935269151115 |
Philips Semiconductors
Product data
SA56614-XX
CMOS system reset
2002 Sep 13
8
TIMING DIAGRAM
The timing diagram shown in Figure 13 depicts the operation of the
device. Letters A-J on the TIME axis indicate specific events.
A:
At ‘A’, VDD begins to increase. Also the VOUT voltage initially
increases but abruptly decreases when VDD reaches the level
(approximately 0.8 V) that activates the internal bias circuitry and
RESET is asserted.
B:
At ‘B’, VDD reaches the threshold level of VSH. At this point the
device releases the hold on the VOUT reset. The Reset output VOUT
tracks VDD as it rises above VSH (assuming the reset pull-up resistor
RPU is connected to VDD). In a microprocessor based system these
events release the reset from the microprocessor, allowing the
microprocessor to function normally.
C-D:
At ‘C’, VDD begins to fall, causing VOUT to follow. VDD
continues to fall until the VSL undervoltage detection threshold is
reached at ‘D’. This causes a reset signal to be generated (VOUT
Reset goes LOW).
D-E:
Between ‘D’ and ‘E’, VDD starts rising.
E:
At ‘E’, VDD rises to the VSH. Once again, the device releases
the hold on the VOUT reset. The Reset output VOUT tracks VDD as it
rises above VSH.
F-G:
At ‘F’, VDD is above the upper threshold and begins to fall,
causing VOUT to follow it. As long as VDD remains above the VSH,
no reset signal will be triggered. Before VDD falls to the VSH, it
begins to rise, causing VOUT to follow it. At ‘G’, VDD returns to
normal.
H:
At event ‘H’ VDD falls until the VSL undervoltage detection
threshold point is reached. At this level, a RESET signal is
generated and VOUT goes LOW.
J:
At ‘J’ the VDD voltage has decreased until normal internal circuit
bias is unable to maintain a VOUT reset. As a result, VDD may rise to
less than 0.8 V. As VDD decreases further, VOUT reset also
decreases to zero.
SL01354
VDD
VOUT
TIME
VSH
VSL
0
AB
C
G
H
J
DE
F
VS
Figure 13. Timing diagram.
相關PDF資料 |
PDF描述 |
|---|---|
| 935272402115 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5 |
| 935269150115 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5 |
| 935269343557 | SPECIALTY CONSUMER CIRCUIT, PQFP160 |
| 935269481115 | 0.3 A SWITCHING REGULATOR, 57.5 kHz SWITCHING FREQ-MAX, PDSO5 |
| 935269480115 | 0.3 A SWITCHING REGULATOR, 57.5 kHz SWITCHING FREQ-MAX, PDSO5 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
發布緊急采購，3分鐘左右您將得到回復。