- 您現在的位置：買賣IC網 > PDF目錄25563 > 9DB108YGT (INTEGRATED DEVICE TECHNOLOGY INC) 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 PDF資料下載
參數資料
| 型號： | 9DB108YGT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-48 |
| 文件頁數： | 1/16頁 |
| 文件大小： | 144K |
| 代理商： | 9DB108YGT |
Integrated
Circuit
Systems, Inc.
ICS9DB108
(Not recommended for new designs)
0723G—12/02/08
Not
recommended
for
ne
w
designs
Pin Configuration
Recommended Application:
DB800 Intel Yellow Cover part with PCI-Express support.
Output Features:
8 - 0.7V current-mode differential output pairs
Supports zero delay buffer mode and fanout mode
Bandwidth programming available
Key Specifications:
Outputs cycle-cycle jitter < 50ps
Outputs skew: 50ps
+/- 300ppm frequency accuracy on output clocks
Features/Benefits:
Supports tight ppm accuracy clocks for Serial-ATA
Spread spectrum modulation tolerant, 0 to -0.5% down
spread and +/- 0.25% center spread
Supports undriven differential output pair in PD# and
SRC_STOP# for power management.
Eight Output Differential Buffer for PCI-Express
48-pin SSOP & TSSOP
SRC_DIV#
1
48 VDDA
VDD
2
47 GNDA
GND
3
46 IREF
SRC_IN
4
45 LOCK
SRC_IN#
5
44 OE_7
OE_0
6
43 OE_4
OE_3
742 DIF_7
DIF_0
841 DIF_7#
DIF_0#
940 GND
GND 10
39 VDD
VDD 11
38 DIF_6
DIF_1 12
37 DIF_6#
DIF_1# 13
36 OE_6
OE_1 14
35 OE_5
OE_2 15
34 DIF_5
DIF_2 16
33 DIF_5#
DIF_2# 17
32 GND
GND 18
31 VDD
VDD 19
30 DIF_4
DIF_3 20
29 DIF_4#
DIF_3# 21
28 HIGH_BW#
BYPASS#/PLL 22
27 SRC_STOP#
SCLK 23
26 PD#
SDATA 24
25 GND
ICS9DB108
相關PDF資料 |
PDF描述 |
|---|---|
| 9DB108YFLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 9DB108YFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 9DB108YGLNT | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 9DB108YFLNT | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 9DB1200CGLF | 9DB SERIES, PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO64 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 9DB1200BGLF | 制造商:Integrated Device Technology Inc 功能描述:PCIE GEN2 BUFFERS - Rail/Tube |
| 9DB1200C | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Twelve Output Differential Buffer for PCIe Gen1/Gen2, QPI, and FBDIMM |
| 9DB1200CGLF | 功能描述:時鐘緩沖器 12 OUTPUT PCIE GEN2 BUFFER w/QPI RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9DB1200CGLFT | 功能描述:時鐘緩沖器 12 OUTPUT PCIE GEN2 BUFFER w/QPI RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9DB1233 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Twelve Output Differential Buffer for PCIe Gen3 |
發布緊急采購，3分鐘左右您將得到回復。