欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 9LRS4103BKLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PQCC32
封裝: ROHS COMPLIANT, PLASTIC, MLF-32
文件頁數: 12/15頁
文件大?。?/td> 188K
代理商: 9LRS4103BKLFT
IDT PC MAIN CLOCK
1520D—01/06/11
ICS9LRS4103
PC MAIN CLOCK
6
Electrical Characteristics - REF-14.318MHz
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Notes
Long Accuracy
ppm
see Tperiod min-max values
0
ppm
1,6
Clock period
Tperiod
14.318180 MHz output nominal
69.8413
ns
6
Absolute min/max period
Tabs
14.318180 MHz including cycle to cycle
jitter
68.8413
69.8413
70.84128
ns
6
Output High Voltage
VOH
IOH = -1 mA
2.4
3
V
1
Output Low Voltage
VOL
IOL = 1 mA
0.2
0.4
V
1
Output High Current
IOH
VOH @MIN = 1.0 V,
VOH@MAX = 3.135 V
-33
mA
1
Output Low Current
IOL
VOL @MIN = 1.95 V,
VOL @MAX = 0.4 V
30
38
mA
1
Rising Edge Slew Rate
tSLR
Measured from 0.8 to 2.0 V
1
2.5
4
V/ns
1
Falling Edge Slew Rate
tFLR
Measured from 2.0 to 0.8 V
1
2.5
4
V/ns
1
Duty Cycle
dt1
VT = 1.5 V
45
52
55
%
1
Jitter
tjcyc-cyc
VT = 1.5 V
100
1000
ps
1
Electrical Characteristics - SMBus Interface
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Notes
SMBus Voltage
VDD
2.7
3.3
5.5
V
1
Low-level Output Voltage
VOLSMB
@ IPULLUP
0.3
0.4
V
1
Current sinking at
VOLSMB = 0.4 V
IPULLUP
SMB Data Pin
4
mA
1
SCLK/SDATA
Clock/Data Rise Time
TRI2C
(Max VIL - 0.15) to
(Min VIH + 0.15)
1000
ns
1
SCLK/SDATA
Clock/Data Fall Time
TFI2C
(Min VIH + 0.15) to
(Max VIL - 0.15)
300
ns
1
Maximum SMBus
Operating Frequency
FSMBUS
Block Mode
400
100
kHz
1
Notes on Electrical Characteristics:
1Guaranteed by design and characterization, not 100% tested in production.
2 Slew rate measured through Vswing centered around differential zero
3 Vxabs is defined as the voltage where CLK = CLK#
4 Only applies to the differential rising edge (CLK rising and CLK# falling)
6 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF has been tuned to exactly 14.318180 MHz
8 Maximum input voltage is not to exceed maximum VDD
5 Defined as the total variation of all crossing voltages of CLK rising and CLK# falling. Matching applies to rising edge rate of CLK and falling edge of CLK#. It is
measured using a +/-75mV window centered on the average cross point where CLK meets CLK#. The average cross point is used to calculate the voltage
thresholds the oscilloscope is to use for the edge rate calculations.
7 Operation under these conditions is neither implied, nor guaranteed.
相關PDF資料
PDF描述
9P-SHVQ 9 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER, RECEPTACLE
9P-HVQ 9 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER, RECEPTACLE
9UMS9001YKLF-T 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC14
A-3.8912-20 QUARTZ CRYSTAL RESONATOR, 3.8912 MHz
A-70289-0248 30 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER
相關代理商/技術參數
參數描述
9LRS4123AKLF 功能描述:時鐘發生器及支持產品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
9LRS4123AKLFT 功能描述:時鐘發生器及支持產品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
9LRS4167 制造商:Integrated Device Technology Inc 功能描述:9LRS4167 GENERIC PART - Trays
9LRS4200AKLF 制造商:Integrated Device Technology Inc 功能描述:IDT 9LRS4200AKLF GENERAL PURPOSE SEMICONDUCTORS - Trays 制造商:Integrated Device Technology Inc 功能描述:IDT 9LRS4200AKLF General Purpose Semiconductors
9LRS4206AKLF 制造商:Integrated Device Technology Inc 功能描述:IDT 9LRS4206AKLF GENERAL PURPOSE SEMICONDUCTORS - Trays 制造商:Integrated Device Technology Inc 功能描述:IDT 9LRS4206AKLF General Purpose Semiconductors
主站蜘蛛池模板: 清水河县| 咸宁市| 英德市| 台北县| 顺平县| 成安县| 福泉市| 凌源市| 双牌县| 吉隆县| 万盛区| 高平市| 南城县| 陆良县| 灵川县| 梁山县| 达尔| 区。| 曲阜市| 鹰潭市| 扎兰屯市| 连江县| 偏关县| 剑河县| 怀柔区| 伊通| 浏阳市| 斗六市| 五河县| 余姚市| 嘉义市| 涟水县| 乐安县| 石首市| 北安市| 神池县| 绩溪县| 萝北县| 来凤县| 闸北区| 保定市|