欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: A40MX04-1PL68
元件分類: FPGA
英文描述: FPGA, 547 CLBS, 6000 GATES, 92 MHz, PQCC68
封裝: PLASTIC, LCC-68
文件頁數(shù): 108/124頁
文件大小: 3142K
代理商: A40MX04-1PL68
40MX and 42MX FPGA Families
1- 78
v6.1
TMS, I/O
Test Mode Select
The TMS pin controls the use of the IEEE 1149.1
Boundary Scan pins (TCK, TDI, TDO). In flexible mode
when the TMS pin is set LOW, the TCK, TDI and TDO pins
are boundary scan pins. Once the boundary scan pins are
in test mode, they will remain in that mode until the
internal boundary scan state machine reaches the "logic
reset" state. At this point, the boundary scan pins will be
released and will function as regular I/O pins. The "logic
reset" state is reached 5 TCK cycles after the TMS pin is
set HIGH. In dedicated test mode, TMS functions as
specified in the IEEE 1149.1 specifications. IEEE JTAG
specification recommends a 10k
Ω pull-up resistor on the
pin. BST pins are only available in A42MX24 and
A42MX36 devices.
VCC
Supply Voltage
Input supply voltage for 40MX devices
VCCA
Supply Voltage
Supply voltage for array in 42MX devices
VCCI
Supply Voltage
Supply voltage for I/Os in 42MX devices
WD, I/O
Wide Decode Output
When a wide decode module is used in a 42MX device
this pin can be used as a dedicated output from the wide
decode
module.
This
direct
connection
eliminates
additional interconnect delays associated with regular
logic modules. To implement the direct I/O connection,
connect an output buffer of any type to the output of
the wide decode macro and place this output on one of
the reserved WD pins.
相關(guān)PDF資料
PDF描述
A40MX04-1PL84IX79 FPGA, 547 CLBS, 6000 GATES, 92 MHz, PQCC84
A40MX04-1PL84I FPGA, 547 CLBS, 6000 GATES, 92 MHz, PQCC84
A40MX04-1PL84MX79 FPGA, 547 CLBS, 6000 GATES, 92 MHz, PQCC84
A40MX04-1PL84M FPGA, 547 CLBS, 6000 GATES, 92 MHz, PQCC84
A40MX04-1PL84X79 FPGA, 547 CLBS, 6000 GATES, 92 MHz, PQCC84
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A40MX04-1PL68I 功能描述:IC FPGA MX SGL CHIP 6K 68-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)
A40MX04-1PL68M 制造商:Microsemi Corporation 功能描述:FPGA 6K GATES 547 CELLS 96MHZ/160MHZ 0.45UM 3.3V/5V 68PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 6K 68-PLCC 制造商:Microsemi Corporation 功能描述:IC FPGA 57 I/O 68PLCC
A40MX04-1PL84 功能描述:IC FPGA MX SGL CHIP 6K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)
A40MX04-1PL84I 功能描述:IC FPGA MX SGL CHIP 6K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)
A40MX04-1PL84M 制造商:Microsemi Corporation 功能描述:FPGA 40MX Family 6K Gates 547 Cells 96MHz/160MHz 0.45um Technology 3.3V/5V 84-Pin PLCC 制造商:Microsemi Corporation 功能描述:FPGA 6K GATES 547 CELLS 96MHZ/160MHZ 0.45UM 3.3V/5V 84PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 6K 84-PLCC 制造商:Microsemi Corporation 功能描述:IC FPGA 69 I/O 84PLCC
主站蜘蛛池模板: 宁强县| 永川市| 油尖旺区| 元朗区| 河津市| 东乌珠穆沁旗| 盘锦市| 洮南市| 铜陵市| 天峻县| 洛隆县| 上杭县| 阿坝| 柘荣县| 博野县| 宁明县| 河北省| 梨树县| 若尔盖县| 东阳市| 茌平县| 巫山县| 施甸县| 巴南区| 星座| 尼木县| 阳江市| 澄城县| 桑日县| 临潭县| 兴安县| 新蔡县| 五大连池市| 土默特左旗| 大竹县| 海伦市| 兴业县| 林甸县| 萨迦县| 昔阳县| 清新县|