欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: A40MX04-3VQ80
元件分類: FPGA
英文描述: FPGA, 547 CLBS, 6000 GATES, 109 MHz, PQFP80
封裝: 1 MM HEIGHT, PLASTIC, VQFP-80
文件頁數: 36/124頁
文件大小: 3142K
代理商: A40MX04-3VQ80
40MX and 42MX FPGA Families
v6.1
1-13
Development Tool Support
The MX family of FPGAs is fully supported by both Actel's
Libero Integrated Design Environment and Designer
FPGA Development software. Actel Libero IDE is a design
management environment that streamlines the design
flow. Libero IDE provides an integrated design manager
that seamlessly integrates design tools while guiding the
user through the design flow, managing all design and
log files, and passing necessary design data among tools.
Additionally, Libero IDE allows users to integrate both
schematic and HDL synthesis into a single flow and verify
the entire design in a single environment. Libero IDE
includes Synplify for Actel from Synplicity, ViewDraw
for Actel from Mentor Graphics, ModelSim HDL
Simulator from Mentor Graphics, WaveFormer Lite
from SynaptiCAD, and Designer software from Actel.
Refer to the Libero IDE flow (located on Actel’s website)
diagram for more information.
Actel's Designer software is a place-and-route tool and
provides a comprehensive suite of backend support tools
for FPGA development. The Designer software includes
timing-driven
place-and-route,
and
a
world-class
integrated static timing analyzer and constraints editor.
With the Designer software, a user can lock his/her
design pins before layout while minimally impacting the
results
of
place-and-route.
Additionally,
the
back-
annotation flow is compatible with all the major
simulators and the simulation results can be cross-probed
with Silicon Explorer II, Actel’s integrated verification
and logic analysis tool. Another tool included in the
Designer software is the ACTgen macro builder, which
easily
creates
popular
and
commonly
used
logic
functions for implementation into your schematic or HDL
design. Actel's Designer software is compatible with the
most popular FPGA design entry and verification tools
from companies such as Mentor Graphics, Synplicity,
Synopsys, and Cadence Design Systems. The Designer
software is available for both the Windows and UNIX
operating systems.
Actel's Designer software is compatible with the most
popular FPGA design entry and verification tools from
companies such as Mentor Graphics, Synplicity, Synopsys,
and Cadence Design Systems. The Designer software is
available for both the Windows and UNIX operating
systems.
Related Documents
Application Notes
User’s Guides and Manuals
Miscellaneous
相關PDF資料
PDF描述
A40MX04-FPL44X79 FPGA, 547 CLBS, 6000 GATES, 48 MHz, PQCC44
A40MX04-FPL44 FPGA, 547 CLBS, 6000 GATES, 48 MHz, PQCC44
A40MX04-FPL68X79 FPGA, 547 CLBS, 6000 GATES, 48 MHz, PQCC68
A40MX04-FPL68 FPGA, 547 CLBS, 6000 GATES, 48 MHz, PQCC68
A40MX04-FPL84X79 FPGA, 547 CLBS, 6000 GATES, 48 MHz, PQCC84
相關代理商/技術參數
參數描述
A40MX04-3VQ80I 功能描述:IC FPGA MX SGL CHIP 6K 80-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數:6036 邏輯元件/單元數:- RAM 位總計:- 輸入/輸出數:360 門數:108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A40MX04-3VQ80M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A40MX04-3VQG80 功能描述:IC FPGA MX SGL CHIP 6K 80-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數:- 邏輯元件/單元數:- RAM 位總計:36864 輸入/輸出數:157 門數:250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)
A40MX04-3VQG80I 功能描述:IC FPGA MX SGL CHIP 6K 80-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數:6036 邏輯元件/單元數:- RAM 位總計:- 輸入/輸出數:360 門數:108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A40MX04-BG100 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
主站蜘蛛池模板: 丰城市| 信丰县| 新绛县| 勃利县| 忻城县| 万源市| 格尔木市| 武穴市| 商城县| 石门县| 宝清县| 迁西县| 通城县| 宜阳县| 长岭县| 运城市| 安丘市| 卢湾区| 兖州市| 灵石县| 东方市| 大名县| 交口县| 项城市| 邛崃市| 偏关县| 桂平市| 汶上县| 灵璧县| 吉水县| 宁阳县| 义乌市| 乐清市| 含山县| 宝清县| 台江县| 防城港市| 仪征市| 清苑县| 佛坪县| 丰城市|