欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: A40MX04-3VQ80X79
元件分類: FPGA
英文描述: FPGA, 547 CLBS, 6000 GATES, 109 MHz, PQFP80
封裝: 1 MM HEIGHT, PLASTIC, VQFP-80
文件頁數: 114/124頁
文件大小: 3142K
代理商: A40MX04-3VQ80X79
40MX and 42MX FPGA Families
v6.1
1-3
A42MX24 and A42MX36 devices contain D-modules,
which are arranged around the periphery of the device.
D-modules contain wide-decode circuitry, providing a
fast, wide-input AND function similar to that found in
CPLD architectures (Figure 1-4). The D-module allows
A42MX24 and A42MX36 devices to perform wide-
decode functions at speeds comparable to CPLDs and
PALs. The output of the D-module has a programmable
inverter for active HIGH or LOW assertion. The D-module
output is hardwired to an output pin, and can also be
fed back into the array to be incorporated into other
logic.
Dual-Port SRAM Modules
The A42MX36 device contains dual-port SRAM modules
that
have
been
optimized
for
synchronous
or
asynchronous applications. The SRAM modules are
arranged in 256-bit blocks that can be configured as 32x8
or 64x4. SRAM modules can be cascaded together to
form memory spaces of user-definable width and depth.
A block diagram of the A42MX36 dual-port SRAM block
is shown in Figure 1-5.
The A42MX36 SRAM modules are true dual-port
structures containing independent read and write ports.
Each SRAM module contains six bits of read and write
addressing (RDAD[5:0] and WRAD[5:0], respectively) for
64x4-bit blocks. When configured in byte mode, the
highest order address bits (RDAD5 and WRAD5) are not
used. The read and write ports of the SRAM block
contain independent clocks (RCLK and WCLK) with
programmable polarities offering active HIGH or LOW
implementation. The SRAM block contains eight data
inputs (WD[7:0]), and eight outputs (RD[7:0]), which are
connected to segmented vertical routing tracks.
The A42MX36 dual-port SRAM blocks provide an optimal
solution for high-speed buffered applications requiring
FIFO and LIFO queues. The ACTgen Macro Builder within
Actel's Designer software provides capability to quickly
design memory functions with the SRAM blocks. Unused
SRAM blocks can be used to implement registers for
other user logic within the design.
Figure 1-4 A42MX24 and A42MX36 D-Module
Implementation
7 Inputs
Hard-Wire to I/O
Feedback to Array
Programmable
Inverter
Figure 1-5 A42MX36 Dual-Port SRAM Block
SRAM Module
32 x 8 or 64 x 4
(256 Bits)
Read
Port
Logic
Write
Port
Logic
RD[7:0]
Routing Tracks
Latches
Read
Logic
[5:0]
RDAD[5:0]
REN
RCLK
Latches
WD[7:0]
Latches
WRAD[5:0]
Write
Logic
MODE
BLKEN
WEN
WCLK
[5:0]
[7:0]
相關PDF資料
PDF描述
A40MX04-3VQ80 FPGA, 547 CLBS, 6000 GATES, 109 MHz, PQFP80
A40MX04-FPL44X79 FPGA, 547 CLBS, 6000 GATES, 48 MHz, PQCC44
A40MX04-FPL44 FPGA, 547 CLBS, 6000 GATES, 48 MHz, PQCC44
A40MX04-FPL68X79 FPGA, 547 CLBS, 6000 GATES, 48 MHz, PQCC68
A40MX04-FPL68 FPGA, 547 CLBS, 6000 GATES, 48 MHz, PQCC68
相關代理商/技術參數
參數描述
A40MX04-3VQG80 功能描述:IC FPGA MX SGL CHIP 6K 80-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數:- 邏輯元件/單元數:- RAM 位總計:36864 輸入/輸出數:157 門數:250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)
A40MX04-3VQG80I 功能描述:IC FPGA MX SGL CHIP 6K 80-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數:6036 邏輯元件/單元數:- RAM 位總計:- 輸入/輸出數:360 門數:108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A40MX04-BG100 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A40MX04-BG100ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A40MX04-BG100I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
主站蜘蛛池模板: 昂仁县| 繁峙县| 名山县| 罗江县| 绿春县| 钟山县| 宣威市| 栾川县| 栖霞市| 涟水县| 枣强县| 彭阳县| 兰考县| 历史| 郧西县| 曲阳县| 宁晋县| 绥阳县| 苍南县| 阳春市| 孝义市| 望江县| 亚东县| 曲周县| 修水县| 长岛县| 长沙市| 巴林右旗| 揭西县| 大兴区| 淳化县| 长沙县| 台南县| 绥芬河市| 册亨县| 新乡县| 镇雄县| 铜梁县| 鲜城| 旺苍县| 柘城县|