- 您現在的位置：買賣IC網 > PDF目錄294843 > ACS8509T ATM/SONET/SDH SUPPORT CIRCUIT, PQFP100 PDF資料下載
參數資料
| 型號： | ACS8509T |
| 元件分類： | 數字傳輸電路 |
| 英文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP100 |
| 封裝： | ROHS COMPLIANT, LQFP-100 |
| 文件頁數： | 1/68頁 |
| 文件大小： | 703K |
| 代理商： | ACS8509T |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Revision 2.00/January 2006 Semtech Corp.
Page 1
www.semtech.com
ACS8509 SETS
ADVANCED COMMUNICATIONS
FINAL
Synchronous Equipment Timing Source for
SONET or SDH Network Elements
ADVANCED COMMUNICATIONS
FINAL
DATASHEET
The ACS8509 is a highly integrated, single-chip solution
for the Synchronous Equipment Timing Source (SETS)
function in a SONET or SDH Network Element. The device
generates SONET or SDH Equipment Clocks (SEC) and
Frame Synchronization clocks. The ACS8509 is fully
compliant with the required international specifications
and standards.
The device supports Free-run, Locked and Holdover
modes. It also supports all three types of reference clock
source: recovered line clock, PDH network, and node
synchronization. The ACS8509 generates independent
SEC and BITS/SSU clocks, an 8 kHz Frame
Synchronization clock and a 2 kHz Multi-Frame
Synchronization clock.
Two ACS8509 devices can be used together in a Master/
Slave configuration mode allowing system protection
against a single ACS8509 failure.
A microprocessor port is incorporated, providing access to
the configuration and status registers for device setup
and monitoring.
The ACS8509 includes a choice of edge alignment for
8 kHz input, as well as a low jitter n x E1/DS1 output
mode. The User can choose between OCXO or TCXO to
define the Stratum and/or Holdover performance
required.
Suitable for Stratum 3E*, 3, 4E, 4 and SONET
Minimum Clock (SMC) or SONET/SDH Equipment
Clock (SEC) applications
Meets AT&T, ITU-T, ETSI and Telcordia specifications
Accepts four individual input reference clocks
Generates six output clocks
Supports Free-run, Locked and Holdover modes of
operation
Robust input clock source quality monitoring on all
inputs
Automatic “hit-less” source switchover on loss of input
Phase build-out for output clock phase continuity
during input switchover and mode transitions
Microprocessor interface - Intel, Motorola, Serial,
Multiplexed, EPROM
Programmable wander and jitter tracking attenuation
0.1 Hz to 20 Hz
Support for Master/Slave device configuration
alignment and hot/standby redundancy
IEEE 1149.1 JTAG Boundary Scan
Single +3.3 V operation, +5 V I/O compatible
Operating temperature (ambient) -40°C to +85°C
Available in 100 pin LQFP package.
Lead (Pb)-free version available (ACS8509T), RoHS
and WEEE compliant.
Note...* Meets holdover requirements, lowest bandwidth 0.1 Hz.
Figure 1 Block Diagram of the ACS8509 SETS
Block Diagram
Description
Features
IEEE
1149.1
JTAG
Input
Port
Monitors
and
Selection
Control
4 x SEC
PFD
Digital
Loop
Filter
Chip
Clock
Generator
DTO
TCK
TDI
TMS
TRST
TDO
F85509 001BLOCKDIA 01
T
OUT4
Selector
T
OUT0
Selecor
PFD
Digital
Loop
Filter
DTO
T0 APLL
(output)
Frequency
Dividers
Programmable Outputs:
01 (PECL (default)/LVDS) =
Programmable: 19.44 MHz (default),
51.84 MHz (OC-1), 77.76 MHz and
155.52 MHz (OC-3)
02 (TTL/CMOS) = 6.48 MHz (default)
19.44 MHz and 25.92 MHz,
and E1/DS1 multiples:
1 x, 2 x, 4 x, 8 x (1.544/2.048 MHz)
03 (TTL/CMOS) = 19.44 MHz (fixed)
04 (TTL/CMOS) =
1.544 MHz/2.048 MHz (E1/DS1)
FrSync (TTL/CMOS) =
8 kHz Frame Sync,
Fixed 50:50 MSR
MFrSync (TTL/CMOS) =
2 kHz Multiframe Sync,
Fixed 50:50 MSR
4 x TTL
Programmable;
2 kHz
4 kHz
N x 8 kHz
1.544/2.048 MHz
6.48 MHz
19.44 MHz
25.92 MHz
38.88 MHz
51.84 MHz
77.76 MHz
6 x
Output
Ports
Priority
Table
Register Set
Microprocessor
Port
OCXO or
TCXO
T4 DPLL/Freq. Synthesis
T0 DPLL/Freq. Synthesis
Divider
相關PDF資料 |
PDF描述 |
|---|---|
| ACS8509 | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP100 |
| ACS8946T | ATM/SONET/SDH SUPPORT CIRCUIT, QCC48 |
| ACS8946 | ATM/SONET/SDH SUPPORT CIRCUIT, QCC48 |
| ACT-141223-2R | 1200 MHz - 1400 MHz RF/MICROWAVE NARROW BAND LOW POWER AMPLIFIER |
| ACT-141223-4R | 1200 MHz - 1400 MHz RF/MICROWAVE NARROW BAND LOW POWER AMPLIFIER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ACS8510 | 制造商:Semtech Corporation 功能描述:Timing Source 100-Pin LQFP |
| ACS8510_03 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Synchronous Equipment Timing Source for SONET or SDH Network Elements |
| ACS8510REV2.1 | 制造商:Semtech Corporation 功能描述:Timing Source 100-Pin LQFP |
| ACS8510REV2.1SETS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Synchronous Equipment Timing Source for SONET or SDH Network Elements |
| ACS8510REV2.1T | 功能描述:IC SETS TIMER SONET SDH 100LQFP 制造商:semtech corporation 系列:* 零件狀態:停產 標準包裝:90 |
發布緊急采購，3分鐘左右您將得到回復。