欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ACT-5261PC-133F17Q
廠商: Aeroflex Inc.
英文描述: ACT 5261 64-Bit Superscaler Microprocessor
中文描述: 法5261 64位微處理器Superscaler
文件頁數: 1/5頁
文件大小: 170K
代理商: ACT-5261PC-133F17Q
Features
eroflex Circuit Technology – RISC TurboEngines For The Future SCD5261 REV 1 12/22/98
Block Diagram
s
Full militarized QED RM5261 microprocessor
s
Dual Issue superscalar microprocessor - can issue one
integer and one floating-point instruction per cycle
q
133, 150, 200, 250 MHz operating frequencies – Consult Factory
for latest speeds
q
345 Dhrystone 2.1 MIPS
q
SPECInt95 7.3, SPECfp95 8.3
s
Pinout compatible with popular RM5260
s
High performance system interface compatible with RM5260,
RM 5270, RM5271, RM7000, R4600, R4700 and R5000
q
64-bit multiplexed system address/data bus for optimum price/
performance
q
High performance write protocols maximize uncached write
bandwidth
q
Supports 1/2 clock divisors (2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9)
q
IEEE 1149.1 JTAG boundary scan
s
Integrated on-chip caches
q
32KB instruction - 2 way set associative
q
32KB data - 2 way set associative
q
Virtually indexed, physically tagged
q
Write-back and write-through on per page basis
q
Pipeline restart on first double for data cache misses
s
Integrated memory management unit
q
Fully associative joint TLB (shared by I and D translations)
q
48 dual entries map 96 pages
q
Variable page size (4KB to 16MB in 4x increments)
s
High-performance floating point unit: up to 500 MFLOPS
q
Single cycle repeat rate for common single precision operations
and some double precision operations
q
Two cycle repeat rate for double precision multiply and double
precision combined multiply-add operations
q
Single cycle repeat rate for single precision combined multiply-
add operation
s
MIPS IV instruction set
q
Floating point multiply-add instruction increases performance in
signal processing and graphics applications
q
Conditional moves to reduce branch frequency
q
Index address modes (register + register)
s
Embedded application enhancements
q
Specialized DSP integer Multiply-Accumulate instruction and 3
operand multiply instruction
q
I and D cache locking by set
q
Optional dedicated exception vector for interrupts
s
Fully static CMOS design with power down logic
q
Standby reduced power mode with WAIT instruction
q
3.6 Watts typical power @ 200MHz
q
2.5V core with 3.3V IO’s
s
208-lead CQFP, cavity-up package (F17)
s
208-lead CQFP, inverted footprint (F24), Intended to duplicate
the commercial QED footprint
s
179-pin PGA package (
Future Product) (P10)
Preliminary
64-Bit Superscaler Microprocessor
ACT 5261
相關PDF資料
PDF描述
ACT-5261PC-133F17T ACT 5261 64-Bit Superscaler Microprocessor
ACT-5261PC-133F24C SIGN, NO SMOKING PLEASE, 150X125MM; RoHS Compliant: NA
ACT-5261PC-133F24I SIGN, NO SMOKING PLEASE, 150X125MM; RoHS Compliant: NA
ACT-5261PC-133F24M SIGN, NO UNAUTHORISED PERSONS, 250X200; RoHS Compliant: NA
ACT-PD1M16Y-070L4T CAT5E PATCH CORD 100MHZ 2 FOOT GREEN
相關代理商/技術參數
參數描述
ACT-5261PC-133F17T 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 5261 64-Bit Superscaler Microprocessor
ACT-5261PC-133F24C 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 5261 64-Bit Superscaler Microprocessor
ACT-5261PC-133F24I 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 5261 64-Bit Superscaler Microprocessor
ACT-5261PC-133F24M 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 5261 64-Bit Superscaler Microprocessor
ACT-5261PC-133F24Q 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 5261 64-Bit Superscaler Microprocessor
主站蜘蛛池模板: 怀仁县| 胶州市| 西青区| 宜君县| 汝南县| 同德县| 乌恰县| 家居| 苗栗市| 绵竹市| 平果县| 民县| 宁乡县| 潞城市| 福海县| 遂平县| 富源县| 武平县| 神木县| 潮州市| 昭苏县| 和林格尔县| 新郑市| 开平市| 山丹县| 邯郸市| 扎鲁特旗| 大竹县| 乌什县| 子洲县| 寿阳县| 文化| 五台县| 乌兰县| 永德县| 上思县| 白山市| 英超| 固始县| 东至县| 中宁县|