
Quad, Current-Output,
Serial-Input 16-/14-Bit DACs
Data Sheet
Rev. G
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
2000–2013 Analog Devices, Inc. All rights reserved.
FEATURES
INL of ±1 LSB (B Grade)
INL of ±0.5 LSB (B Grade)
2 mA full-scale current ± 20%, with VREF = ±10 V
0.9 s settling time to ±0.1%
12 MHz multiplying bandwidth
Midscale glitch of 1 nV-sec
Midscale or zero-scale reset
4 separate, 4-quadrant multiplying reference inputs
SPI-compatible, 3-wire interface
Double-buffered registers enable
Simultaneous multichannel change
Internal power-on reset
Temperature range: 40°C to +125°C
Compact 28-lead SSOP and 32-lead LFCSP
APPLICATIONS
Automatic test equipment
Instrumentation
Digitally controlled calibration
FUNCTIONAL BLOCK DIAGRAM
INPUT
REGISTER R
16
DAC A
REGISTER R
2:4
DECODE
DAC A
B
C
D
POWER-ON
RESET
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
A0
A1
EN
VDD
RFBA
IOUTA
AGNDA
AGNDF
VSS
LDAC
MSB
RS
DGND
CLK
CS
SDI
SDO
VREFA B C
RFBB
IOUTB
AGNDB
RFBC
IOUTC
AGNDC
RFBD
IOUTD
AGNDD
AD5544
INPUT
REGISTER R
INPUT
REGISTER R
INPUT
REGISTER R
DAC B
REGISTER R
DAC C
REGISTER R
DAC D
REGISTER R
D
DAC A
DAC B
DAC D
DAC C
00943-
001
Figure 1.
GENERAL DESCRIPTION
to-analog converters (DACs) are designed to operate from a
2.7 V to 5.5 V supply range.
The applied external reference input voltage (VREFx) determines
the full-scale output current. Integrated feedback resistors (RFB)
provide temperature-tracking, full-scale voltage outputs when
combined with an external I-to-V precision amplifier.
A double-buffered serial data interface offers high speed, 3-wire,
SPI- and microcontroller-compatible inputs using serial data in
(SDI), a chip select (CS), and clock (CLK) signals. In addition,
a serial data out pin (SDO) allows for daisy-chaining when multiple
packages are used. A common, level-sensitive, load DAC strobe
(LDAC) input allows the simultaneous update of all DAC outputs
from previously loaded input registers. Additionally, an internal
power-on reset forces the output voltage to 0 at system turn-on.
The MSB pin allows system reset assertion (RS) to force all registers
to zero code when MSB = 0 or to half-scale code when MSB = 1.
lead LFCSP. Th
e AD5554 is packed in the compact 28-lead SSOP.
The EV-AD5544/45SDZ is available for evaluating DAC perfor-
mance. For more information, see t
he UG-285 evaluation board
user guide.
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
–0.1
–0.2
0
10,000
30,000
50,000
70,000
00943-
002
INL
E
RRO
R
(
L
S
B)
CODE
20,000
40,000
60,000