
Quad IF Receiver
AD6657
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
2009–2010 Analog Devices, Inc. All rights reserved.
FEATURES
11-bit, 200 MSPS output data rate per channel
Integrated noise shaping requantizer (NSR)
Performance with NSR enabled
SNR: 75.5 dBFS in 40 MHz band to 70 MHz @ 185 MSPS
SNR: 73.7 dBFS in 60 MHz band to 70 MHz @ 185 MSPS
Performance with NSR disabled
SNR: 66.5 dBFS to 70 MHz @ 185 MSPS
SFDR: 83 dBc to 70 MHz @ 185 MSPS
Low power: 1.2 W @ 185 MSPS
1.8 V analog supply operation
1.8 V LVDS (ANSI-644 levels) output
1-to-8 integer clock divider
Internal ADC voltage reference
1.75 V p-p analog input range (programmable to 2.0 V p-p)
Differential analog inputs with 800 MHz bandwidth
95 dB channel isolation/crosstalk
Serial port control
User-configurable built-in self-test (BIST) capability
Energy-saving power-down modes
APPLICATIONS
Communications
Diversity radio and smart antenna (MIMO) systems
Multimode digital receivers (3G)
WCDMA, LTE, CDMA2000
WiMAX, TD-SCDMA
I/Q demodulation systems
General-purpose software radios
FUNCTIONAL BLOCK DIAGRAM
VIN+A
D0±AB
D10±AB
VIN–A
PIPELINE
ADC
NOISE SHAPING
REQUANTIZER
VIN+B
VIN–B
PIPELINE
ADC
VIN+C
VIN–C
PIPELINE
ADC
VIN+D
VIN–D
PIPELINE
ADC
SERIAL PORT
REFERENCE
14
11
NOISE SHAPING
REQUANTIZER
PORT A
AD6657
PORT B
D
A
TA
M
U
LT
IP
L
E
X
E
R
AND
LV
DS
D
RI
V
E
RS
14
11
NOISE SHAPING
REQUANTIZER
14
11
NOISE SHAPING
REQUANTIZER
CLOCK
DIVIDER
08
55
7-
00
1
14
11
VCMA
VCMB
VCMC
VCMD
SCLK
SDIO
CSB
CLK+
AVDD
AGND
DRVDD
DRGND
CLK–
D0±CD
DC0±AB
DC0±CD
D10±CD
MODE
SYNC
PDWN
Figure 1.
PRODUCT HIGHLIGHTS
1.
Four ADCs are contained in a small, space-saving,
10 mm × 10 mm × 1.4 mm, 144-ball CSP_BGA package.
2.
Pin selectable noise shaping requantizer (NSR) function
that allows for improved SNR within a reduced bandwidth
of up to 60 MHz at 185 MSPS.
3.
LVDS digital output interface configured for low cost
FPGA families.
4.
230 mW per ADC core power consumption.
5.
Operation from a single 1.8 V supply.
6.
Standard serial port interface (SPI) that supports various
product features and functions, such as data formatting
(offset binary or twos complement), NSR, power-down,
test modes, and voltage reference mode.
7.
On-chip integer 1-to-8 input clock divider and multichip
sync function to support a wide range of clocking schemes
and multichannel subsystems.