欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7569
廠商: Analog Devices, Inc.
英文描述: Complete, 8-Bit Analog I/0 Systems(完備的8位模擬I/O系統)
中文描述: 完成后,8位模擬I / 0系統(完備的8位模擬輸入/輸出系統)
文件頁數: 11/20頁
文件大小: 504K
代理商: AD7569
AD7569/AD7669
–11–
REV. B
RESET
line, the DAC output resets to 0 V when the entire
system is reset. Figure 7 shows the input control logic for the
AD7569 DAC; the write cycle timing diagram is shown in
Figure 8.
Figure 7. AD7569 DAC Input Control Logic
Figure 8. AD7569/AD7669 Write Cycle Timing Diagram
DAC Timing and Control—AD7669
Table III shows the truth table for the dual DAC operation of
the AD7669. The part contains two 8-bit DAC registers that are
loaded from the data bus under the control of
CS
,
A
/B and
WR
.
Address line
A
/B selects which DAC register the data is
loaded to. The data contained in the DAC registers determines
the analog output from the respective DACs. The
WR
input is
an edge-triggered input, and data is transferred into the selected
DAC register on the rising edge of
WR
. Holding
CS
and
WR
low does not make the selected DAC register transparent. The
A
/B input should not be changed while
CS
and
WR
are low.
Table III. AD7669 DAC Truth Table
CS
WR
A
/B
RESET
DAC Function
H
L
g
L
g
X
H
g
L
g
L
X
X
L
L
H
H
X
H
H
H
H
H
L
DAC Registers Unaffected
DACA Register Updated
DACA Register Updated
DACB Register Updated
DACB Register Updated
DAC Registers Loaded with
All Zeros
L = Low State, H = High State, X = Don’t Care
The contents of the DAC registers are reset to all 0s by an active
low pulse on the
RESET
line, and for the unipolar output
ranges, the outputs remain at 0 V after
RESET
returns high.
For the bipolar output ranges, a low pulse on
RESET
causes the
outputs to go to negative full scale. In unipolar applications, the
RESET
line can be used to ensure power-up to 0 V on the
AD7669 DAC outputs and is also useful when used as a zero
override in system calibration cycles. If the
RESET
input is con-
nected to the system
RESET
line, then the DAC outputs reset
to 0 V when the entire system is reset. Figure 9 shows the DAC
input control logic for the AD7669, and the write cycle timing
diagram is shown in Figure 8.
Figure 9. AD7669 DAC Control Logic
ADC Timing and Control
The ADC on the AD7569/AD7669 is capable of two basic oper-
ating modes. In the first mode, the
ST
line is used to start con-
version and drive the track-and-hold into hold mode. At the end
of conversion, the track-and-hold returns to its tracking mode.
The second mode is achieved by hard-wiring the
ST
line high.
In this case,
CS
and
RD
start conversion, and the microproces-
sor is driven into a WAIT state for the duration of conversion by
BUSY
.
Figure 10. ADC Mode 1 Interface Timing
相關PDF資料
PDF描述
AD7669 Complete, 8-Bit Analog I/0 Systems(完備的8位模擬I/O系統)
AD7569AQ LC2MOS Complete, 8-Bit Analog I/0 Systems
AD7569BN LC2MOS Complete, 8-Bit Analog I/0 Systems
AD7569BQ LC2MOS Complete, 8-Bit Analog I/0 Systems
AD7569BR LC2MOS Complete, 8-Bit Analog I/0 Systems
相關代理商/技術參數
參數描述
AD7569ACHIPS 功能描述:Analog I/O Interface Die 制造商:analog devices inc. 系列:LC2MOS 包裝:- 零件狀態:上次購買時間 應用:模擬 I/O 接口:總線 電壓 - 電源:4.75 V ~ 5.25 V 封裝/外殼:- 供應商器件封裝:模具 安裝類型:表面貼裝 標準包裝:1
AD7569AQ 功能描述:IC I/O PORT 8BIT ANLG 24-CDIP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:LC²MOS 特色產品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD7569BN 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Single DAC 8-Bit 24-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:8-BIT CMOS I/O PORT IC - Bulk
AD7569BNZ 功能描述:IC I/O PORT 8BIT ANALOG 24DIP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:LC²MOS 特色產品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD7569BQ 功能描述:IC I/O PORT 8BIT ANLG 24-CDIP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:LC²MOS 特色產品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
主站蜘蛛池模板: 辽阳县| 双峰县| 商都县| 上思县| 陆川县| 晋宁县| 马关县| 九江市| 白山市| 洪江市| 武乡县| 金乡县| 永春县| 顺昌县| 巢湖市| 屏东县| 芜湖市| 谢通门县| 敖汉旗| 炉霍县| 祁东县| 夏邑县| 天全县| 顺平县| 呼图壁县| 乐东| 永泰县| 合阳县| 呼和浩特市| 漯河市| 洪湖市| 清徐县| 桓台县| 子洲县| 崇仁县| 安康市| 湖南省| 巩义市| 赤水市| 云安县| 荔浦县|