欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7651AST
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 16-Bit 100 kSPS PulSAR Unipolar ADC with Reference
中文描述: 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP48
封裝: MS-026BBC, LQFP-48
文件頁數: 21/28頁
文件大?。?/td> 709K
代理商: AD7651AST
AD7651
MASTER SERIAL INTERFACE
Internal Clock
The AD7651 is configured to generate and provide the serial data
clock SCLK when the EXT/INT pin is held LOW. The AD7651 also
generates a SYNC signal to indicate to the host when the serial data
is valid. The serial clock SCLK and the SYNC signal can be inverted
if desired. Depending on the RDC/SDIN input, the data can be read
after each conversion or during the following conversion. Figure 32
and Figure 33 show detailed timing diagrams of these two modes.
Usually, because the AD7651 has a longer acquisition phase than
the conversion phase, the data is read immediately after conversion.
This makes the Master Read After Conversion the most recom-
mended serial mode when it can be used. In this mode, it should be
noted that unlike in other modes, the BUSY signal returns LOW
after the 16 data bits are pulsed out and not at the end of the
conversion phase, which results in a longer BUSY width.
In the Read During Conversion mode, the serial clock and data
toggle at appropriate instants, which minimize potential feed-
through between digital activity and critical conversion decisions
t
3
BUSY
SYNC
SCLK
SDOUT
t
28
t
29
t
14
t
18
t
19
t
20
t
21
t
24
t
26
t
27
t
23
t
22
t
16
t
15
1
2
3
14
15
16
D15
D14
D2
D1
D0
X
RDC/SDIN = 0
INVSCLK = INVSYNC = 0
t
25
t
30
02964-0-015
CNVST
CS, RD
EXT/INT = 0
Figure 32. Master Serial Data Timing for Reading (Read after Convert)
EXT/INT = 0
RDC/SDIN = 1
INVSCLK = INVSYNC = 0
t
3
t
1
t
17
t
14
t
19
t
20
t
21
t
24
t
26
t
25
t
27
t
23
t
22
t
16
t
15
D15
D14
D2
D1
D0
X
1
2
3
14
15
16
t
18
BUSY
SYNC
SCLK
SDOUT
02964-0-016
CNVST
CS, RD
Figure 33. Master Serial Data Timing for Reading (Read Previous Conversion during Convert)
Rev. 0 | Page 21 of 28
相關PDF資料
PDF描述
AD7651ASTRL 16-Bit 100 kSPS PulSAR Unipolar ADC with Reference
AD7654 Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC
AD7654ACP Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC
AD7654ACPRL Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC
AD7654AST Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC
相關代理商/技術參數
參數描述
AD7651ASTRL 制造商:Analog Devices 功能描述:
AD7651ASTZ 功能描述:IC ADC 16BIT 100KSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7651ASTZ 制造商:Analog Devices 功能描述:16BIT SAR ADC REF 7651 LQFP48
AD7651ASTZRL 功能描述:IC ADC 16BIT UNIPOLAR 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7652 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 1 MSPS SAR Unipolar ADC with Ref
主站蜘蛛池模板: 宁远县| 北安市| 龙井市| 南川市| 株洲市| 油尖旺区| 肥乡县| 五莲县| 广丰县| 太仓市| 永川市| 田阳县| 许昌市| 收藏| 重庆市| 武平县| 永州市| 定结县| 顺昌县| 封丘县| 申扎县| 常熟市| 大英县| 定结县| 略阳县| 聂荣县| 长宁县| 阿坝县| 方城县| 弋阳县| 昔阳县| 闸北区| 大化| 五指山市| 松江区| 武功县| 北安市| 江达县| 翁牛特旗| 大洼县| 叙永县|