- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373911 > AD7666 (Analog Devices, Inc.) TV 8C 8#20 PIN PLUG PDF資料下載
參數(shù)資料
| 型號： | AD7666 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | TV 8C 8#20 PIN PLUG |
| 中文描述： | 16位1 MSPS的特區(qū)單極型ADC檔 |
| 文件頁數(shù)： | 16/23頁 |
| 文件大小： | 336K |
| 代理商： | AD7666 |
REV. PrA
PRELIMINARY TECHNICAL DATA
–16–
AD7667
F igure T BD
Power Supply
T he AD7667 uses three sets of power supply pins: an analog 5 V
supply AVDD, a digital 5 V core supply DVDD, and a digital
input/output interface supply OVDD. T he OVDD supply
allows direct interface with any logic working between 2.7 V and
DVDD + 0.3 V. T o reduce the number of supplies needed,
the digital core (DVDD) can be supplied through a simple
RC filter from the analog supply as shown in Figure 5. T he
AD7667 is independent of power supply sequencing, once
OVDD does not exceed DVDD by more than 0.3V, and thus
free from supply voltage induced latchup.
POWE R D ISSIPAT ION Vs. T HROUGHPUT
Operating currents are very low during the acquisition phase,
which
allows a significant power saving when the conversion rate
is reduced
as shown in Figure 10. T his power saving depends on
the mode used. In impulse mode, the AD7667 automatically
reduces its power consumption at the end of each conversion
phase. T his feature makes the AD7667 ideal for very low power
battery applications. It should be noted that the digital interface
remains active even during the acquisition phase. T o reduce the
operating digital supply currents even further, the digital inputs
need to be driven
close to the power supply rails (i.e., DVDD or
DGND
) and OVDD should not exceed DVDD by more than
0.3V.
-160
-140
-120
-100
-80
-60
-40
-20
0
1
TO BE
SUPPLIED
Figure 10. Power Dissipation vs. Sample Rate
C ONV E R S ION C ONT R OL
Figure 11 shows the detailed timing diagrams of the conver-
sion process. T he AD7667 is controlled by the signal
CNVST
which initiates conversion. Once initiated, it cannot be
restarted or aborted, even by the power-down input PD, until
the conversion is complete. T he
CNVST
signal operates
independently of
CS
and
RD
signals.
CNVST
BUSY
MODE
t
2
t
1
t
3
t
4
t
5
t
6
t
7
t
8
ACQUIRE
CONVERT
ACQUIRE
CONVERT
Figure 11. Basic Conversion Timing
In impulse mode, conversions can be automatically initi-
ated. If
CNVST
is held low when BUSY is low, the
AD7667 controls the acquisition phase and then automati-
cally initiates a new conversion. By keeping
CNVST
low,
the AD7667 keeps the conversion process running by itself.
It should be noted that the analog input has to be settled
when BUSY goes low. Also, at power-up,
CNVST
should be brought low once to initiate the conversion pro-
cess. In this mode, the AD7667 could sometimes run
slightly faster then the guaranteed limits in the impulse mode
of 666 kSPS. T his feature does not exist in warp or normal
modes.
t
9
t
8
RESET
DATA
BUSY
CNVST
Figure 12. RESET Timing
Although
CNVST
is a digital signal, it should be de-
signed with special care with fast, clean edges, and levels
with minimum overshoot and undershoot or ringing.
It is a good thing to shield the
CNVST
trace with ground and
also to add a low value serial resistor (i.e., 50 ) termination
close to the output of the component that drives this line.
For applications where the SNR is critical,
CNVST
signal
should have a very low jitter. Some solutions to achieve that is
to use a dedicated oscillator for
CNVST
generation or, at least,
to clock it with a high-frequency low-jitter clock as shown in
Figure 5.
D IGIT A L INT E R F A C E
T he AD7667 has a versatile digital interface; it can be
interfaced with the host system by using either a serial or
相關PDF資料 |
PDF描述 |
|---|---|
| AD7667 | Circular Connector; No. of Contacts:8; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:13; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:13-8 |
| AD7671 | 16-Bit 1 MSPS SAR Unipolar ADC with Ref |
| AD7651ACP | 16-Bit 100 kSPS PulSAR Unipolar ADC with Reference |
| AD7651AST | 16-Bit 100 kSPS PulSAR Unipolar ADC with Reference |
| AD7651ASTRL | 16-Bit 100 kSPS PulSAR Unipolar ADC with Reference |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7666ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:500KSPS, 16-BIT ACD INT. REF, 2.5LSB - Bulk 制造商:Analog Devices 功能描述:16BIT ADC INT REF 7666 LFSCP-48 |
| AD7666ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7666ACPZ | 功能描述:IC ADC 16BIT UNIPOLAR 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7666ACPZRL | 功能描述:IC ADC 16BIT UNIPOLAR 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7666AST | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:500KSPS, 16-BIT ACD INT. REF, 2.5LSB - Tape and Reel 制造商:Analog Devices 功能描述:16BIT ADC INT REF 7666 LQFP48 |
發(fā)布緊急采購，3分鐘左右您將得到回復。