欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7683BRM
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN
中文描述: 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
封裝: MO-187AA, MSOP-8
文件頁數: 16/20頁
文件大?。?/td> 480K
代理商: AD7683BRM
AD7940
SERIAL INTERFACE
Figure 20 shows the detailed timing diagram for serial interfac-
ing to the AD7940. The serial clock provides the conversion
clock and also controls the transfer of information from the
AD7940 during conversion.
Rev. 0 | Page 16 of 20
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode,
takes the bus out of three-state, and samples the analog input.
The conversion is also initiated at this point and will require at
least 16 SCLK cycles to complete. Once 15 SCLK falling edges
have elapsed, the track-and-hold will go back into track mode
on the next SCLK rising edge as shown in Figure 20 at Point B.
On the 16th SCLK falling edge, the SDATA line will go back
into three-state. If the rising edge of CS occurs before 16 SCLKs
have elapsed, the conversion will be terminated and the SDATA
line will go back into three-state; otherwise SDATA returns to
three-state on the 16th SCLK falling edge as shown in Figure 20.
Sixteen serial clock cycles are required to perform the conver-
sion process and to access data from the AD7940. CS going low
provides the first leading zero to be read in by the microcontroller
or DSP. The remaining data is then clocked out by subsequent
SCLK falling edges beginning with the second leading zero, thus
the first falling clock edge on the serial clock has the first leading
zero provided and also clocks out the second leading zero. The
data transfer will consist of two leading zeros followed by the 14
bits of data. The final bit in the data transfer is valid on the 16th
falling edge, having been clocked out on the previous (15th)
falling edge.
It is also possible to take valid data on each SCLK rising edge
rather than falling edge, since the SCLK cycle time is long
enough to ensure the data is ready on the rising edge of SCLK.
However, the first leading zero will still be driven by the CS
falling edge, and so it can be taken only on the first SCLK falling
edge. It may be ignored, and the first rising edge of SCLK after
the CS falling edge would have the second leading zero pro-
vided and the 15th rising SCLK edge would have DB0 provided.
This method may not work with most microcontrollers/DSPs, but
could possibly be used with FPGAs and ASICs.
0
t
4
t
CONVERT
2 LEADING ZEROS
3-STATE
3-STATE
B
SCLK
1
2
3
4
5
13
14
15
16
SDATA
0
ZERO
DB13
DB12
DB11
DB10
DB2
DB1
DB0
CS
t
2
t
3
t
6
t
7
t
5
t
8
t
QUIET
Figure 20. AD7940 Serial Interface Timing Diagram
相關PDF資料
PDF描述
AD7940 3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23
AD7683BRMRL7 16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN
AD7943AN-B +3.3 V/+5 V Multiplying 12-Bit DACs
AD7945AN-B +3.3 V/+5 V Multiplying 12-Bit DACs
AD7948AN-B +3.3 V/+5 V Multiplying 12-Bit DACs
相關代理商/技術參數
參數描述
AD7683BRMRL7 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Serial 8-Pin MSOP T/R
AD7683BRMZ 功能描述:IC ADC 16BIT 100KSPS 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7683BRMZRL7 功能描述:IC ADC 16BIT SAR 100KSPS 8MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7684 制造商:AD 制造商全稱:Analog Devices 功能描述:3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23
AD7684BRM 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Serial 8-Pin MSOP 制造商:Analog Devices 功能描述:IC 16-BIT ADC
主站蜘蛛池模板: 景谷| 汤阴县| 富源县| 绥滨县| 弋阳县| 伊川县| 贵州省| 北海市| 志丹县| 女性| 宝坻区| 安顺市| 和林格尔县| 伊春市| 丹凤县| 土默特右旗| 福建省| 景德镇市| 舒城县| 内黄县| 孟津县| 镇康县| 洛南县| 阳曲县| 东乌珠穆沁旗| 宿州市| 怀集县| 定陶县| 斗六市| 泰宁县| 中方县| 宁蒗| 安庆市| 大足县| 大埔县| 建阳市| 漳州市| 德化县| 彰化县| 新营市| 社旗县|