欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7715ACHIPS-3
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
中文描述: 1-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, UUC16
封裝: DIE
文件頁數: 11/31頁
文件大小: 474K
代理商: AD7715ACHIPS-3
AD7715
–11–
REV. C
Table IV. Output Update Rates
CLK*
FS1
FS0
Output Update Rate
–3dB Filter Cutoff
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
20Hz
25Hz
100Hz
200Hz
50Hz
60Hz
250Hz
500Hz
5.24Hz
6.55Hz
26.2Hz
52.4Hz
13.1Hz
15.7Hz
65.5Hz
131Hz
Default Status
*Assumes correct clock frequency at MCLK IN pin
B
/U
Bipolar/Unipolar Operation. A 0 in this bit selects Bipolar Operation. This is the default (Power-On or
RESET
) status of this bit. A 1 in this bit selects unipolar operation.
Buffer Control. With this bit low, the on-chip buffer on the analog input is shorted out. With the buffer
shorted out, the current flowing in the AV
DD
line is reduced to 250
μ
A (all gains at f
CLK IN
= 1 MHz and gain
of 1 or 2 at f
CLK IN
= 2.4576 MHz) or 500
μ
A (gains of 32 and 128 @ f
CLK IN
= 2.4576 MHz) and the output
noise from the part is at its lowest. When this bit is high, the on-chip buffer is in series with the analog input
allowing the input to handle higher source impedances.
Filter Synchronization. When this bit is high, the nodes of the digital filter, the filter control logic and the
calibration control logic are held in a reset state and the analog modulator is also held in its reset state. When
this bit goes low, the modulator and filter start to process data and a valid word is available in 3
×
1/(output
update rate), i.e., the settling-time of the filter. This FSYNC bit does not affect the digital interface and does
not reset the
DRDY
output if it is low.
BUF
FSYNC
Test Register (RS1, RS0 = 1, 0)
The part contains a Test Register which is used in testing the device. The user is advised not to change the status of any of the
bits in this register from the default (Power-On or RESET) status of all 0s as the part will be placed in one of its test modes and
will not operate correctly. If the part enters one of its test modes, exercising
RESET
will exit the part from the mode. An alterna-
tive scheme for getting the part out of one of its test modes, is to reset the interface by writing 32 successive 1s to the part and
then load all 0s to the Test Register.
Data Register (RS1, RS0 = 1, 1)
The Data Register on the part is a read-only 16-bit register which contains the most up-to-date conversion result from the
AD7715. If the Communications Register data sets up the part for a write operation to this register, a write operation must actu-
ally take place to return the part to where it is expecting a write operation to the Communications Register (the default state of
the interface). However, the 16 bits of data written to the part will be ignored by the AD7715.
相關PDF資料
PDF描述
AD7715ACHIPS-5 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
AD7719BRU Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC
AD7719 Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC
AD7719BR Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC
AD7720 CMOS Sigma-Delta Modulator
相關代理商/技術參數
參數描述
AD7715ACHIPS-5 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
AD7715AN-3 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 19.2ksps 16-bit Serial 16-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:16-BIT SIGMA DELTA ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC 7715 DIP16
AD7715AN-5 功能描述:IC ADC 16BIT 5V 16-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7715ANZ-3 功能描述:IC ADC 16BIT SIGMA-DELTA 16DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7715ANZ-31 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC
主站蜘蛛池模板: 普安县| 闽侯县| 高唐县| 和平县| 丹江口市| 淳化县| 新疆| 铁力市| 田东县| 江都市| 巴林右旗| 石阡县| 荥经县| 克东县| 凤冈县| 阳高县| 曲靖市| 田林县| 温州市| 漠河县| 东阳市| 桑植县| 平昌县| 通渭县| 确山县| 深泽县| 鞍山市| 香港 | 姚安县| 云浮市| 曲松县| 上蔡县| 富川| 孝昌县| 泰宁县| 清水河县| 巨野县| 石台县| 巴马| 新河县| 茂名市|