- 您現在的位置：買賣IC網 > PDF目錄373914 > AD7718 (Analog Devices, Inc.) 8-/10-Channel, Low Voltage, Low Power, ADCs PDF資料下載
參數資料
| 型號： | AD7718 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 8-/10-Channel, Low Voltage, Low Power, ADCs |
| 中文描述： | 8-/10-Channel，低電壓，低功耗，ADC的 |
| 文件頁數： | 37/44頁 |
| 文件大小： | 339K |
| 代理商： | AD7718 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
REV. 0
AD7708/AD7718
–37–
Analog Input Channels
The input multiplexer on AD7708/AD7718 can be configured
as either an 8- or 10-input channel device. This configuration is
selected using the CHCON bit in the MODE register. With
CHCON = 0 (Figure 23), the user has eight input channels; these
can be configured as eight pseudo-differential input channels with
respect to AINCOM or four fully-differential input channels.
In this configuration the user can select REFIN1 or REFIN 2 as
the reference for the selected channel using the REFSEL bit in
the mode register.
AIN6
AIN5
AIN4
AIN3
AIN2
AIN1
AD7708/
AD7718
AIN8
AIN7
REFIN1(+)
AINCOM
REFIN1(
–
)
REFIN2(+)
REFIN2(
–
)
AIN6
AIN5
AIN4
AIN3
AIN2
AIN1
AIN8
AIN7
REFIN1(+)
AINCOM
REFIN1(
–
)
REFIN2(+)
REFIN2(
–
)
Figure 23. Analog Input and Reference Options with
CHCON = 0
With CHCON = 1 (Figure 24), the user has 10 input channels
that can be configured as 10 pseudo-differential input channels
with respect to AINCOM or as five fully-differential input chan-
nels. The contents of the CHCON bit overrides the REFSEL
bit. If the ADC is configured in five fully-differential or 10 pseudo-
differential input channel mode, the REFSEL bit setting is
irrelevant as only REFIN1 is available. Channel selection Bits
CH3, CH2, CHI, and CH0 in the ADCCON register select the
input channel.
The input multiplexer switches the selected input channel to the
on-chip buffer amplifier and sigma-delta converter. When the
analog input channel is switched, the settling time of the part
must elapse before a new valid word is available from the ADC.
If any two inputs are configured as a differential input pair, this
input is buffered and the common-mode and absolute input volt-
age is restricted to a range between AGND + 100 mV and AV
DD
– 100 mV. Care must be taken in setting up the common-mode
voltage and input voltage range to ensure that these limits are
not exceeded, otherwise there will be a degradation in linearity
and noise performance.
AIN6
AIN5
AIN4
AIN3
AIN2
AIN1
AD7708/
AD7718
AIN8
AIN7
REFIN1(+)
AINCOM
REFIN1(
–
)
AIN9
AIN10
AIN6
AIN5
AIN4
AIN3
AIN2
AIN1
AIN8
AIN7
REFIN1(+)
AINCOM
REFIN1(
–
)
AIN9
AIN10
Figure 24. Analog Input and Reference Options with
CHCON = 1
Single-Ended Operation
The NEGBUF bit in the mode register is used to control the
operation of the input buffer on the AINCOM pin when config-
ured for pseudo-differential mode of operation. If cleared, the
analog negative input (AINCOM) is unbuffered. It should be
noted that the unbuffered input path on the AINCOM provides
a dynamic load to the driving source. Therefore, resistor/capacitor
combinations on this input pin can cause dc gain errors depend-
ing on the output impedance of the source that is driving the
AINCOM input. AINCOM is tied to AGND for single-ended
operation. This enables all pseudo-differential inputs to act as
single-ended analog inputs. All analog inputs still operate in
buffered mode and their common-mode and absolute input
voltage is restricted to a range between AGND + 100 mV and
AV
DD
– 100 mV.
Chop Mode of Operation (
CHOP
= 0)
The signal chain on the AD7708/AD7718 can be operated with
chopping enabled or disabled. Chopping is enabled or disabled
using the
CHOP
bit in the mode register. The default mode of
operation is for chop enabled (
CHOP
= 0). Optimum perfor-
mance in terms of minimizing offset error and offset and gain
drift performance is achieved when chopping is enabled. The
digital filter decimation rate, and consequently the output data
rate, is programmable via the SF word loaded to the filter register.
Output data rates vary from 5.35 Hz (186.77 ms) to 105.03 Hz
(9.52 ms). The output data rate
The overall frequency response from the digital filter with chop-
ping enabled is the product of a sinc
3
and a sinc response. There
are sinc
3
notches at integer multiples of 3
×
f
ADC
and there are
sinc notches at odd integer multiples of f
ADC
/2. Normal mode
rejection is the major function of the digital filter on the AD7708/
AD7718. The normal mode 50
±
1 Hz rejection with an SF word
of 82 is typically –100 dB. The 60
±
1 Hz rejection with SF = 68 is
typically –100 dB. Simultaneous 50 Hz and 60 Hz rejection of
better than 60 dB is achieved with an SF of 69 and gives a data
update rate of 19.8 Hz and a channel settling time of 101 ms. The
AD7708/AD7718 are factory-calibrated so field calibration will
only be required if the ADC is operated at temperatures that differ
substantially from the factory-calibration conditions.
f
f
SF
ADC
MOD
×
=
24
.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7718BR | 8-/10-Channel, Low Voltage, Low Power, ADCs |
| AD7718BRU | 8-/10-Channel, Low Voltage, Low Power, ADCs |
| AD7709BR | 16-Bit Sigma Delta ADC with Current Sources, Switchable Reference Inputs and I/O Port |
| AD7709BRU | LGE Kit Series; Functions: Continuous light; Rated Voltage: 120V AC; Style: Power Unit; Diameter: 100; Applicable Model: LGE |
| AD7709 | 16-Bit Sigma Delta ADC with Current Sources, Switchable Reference Inputs and I/O Port |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7718BR | 功能描述:IC ADC 24BIT R-R 8/10CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD7718BR-REEL | 功能描述:IC ADC 24BIT R-R 8/10CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
| AD7718BR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 1.365ksps 24-bit Serial 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 1.365KSPS 24BIT SERL 28SOIC W - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:4/5 CHNL DIFF OR 8/10 CHNL 24-BIT ADC - Tape and Reel |
| AD7718BRU | 功能描述:IC ADC 24BIT R-R 8/10CH 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7718BRU-REEL | 功能描述:IC ADC 24BIT R-R 8/10CH 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
發布緊急采購，3分鐘左右您將得到回復。