- 您現在的位置：買賣IC網 > PDF目錄373920 > AD7853AN (ANALOG DEVICES INC) 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs PDF資料下載
參數資料
| 型號： | AD7853AN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| 中文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁數： | 25/34頁 |
| 文件大小： | 350K |
| 代理商： | AD7853AN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
REV. B
–25–
AD7853/AD7853L
high after the 16th SCLK rising edge as shown by the dotted
SYNC
line in Figure 36. Thus a frame sync that gives a high
pulse, of one SCLK cycle minimum duration, at the beginning
of the read/write operation may be used. The rising edge of
SYNC
enables the three-state on the DOUT pin. The falling
edge of
SYNC
disables the three-state on the DOUT pin, and
data is clocked out on the falling edge of SCLK. Once
SYNC
goes high, the three-state on the DOUT pin is enabled. The
data input is sampled on the rising edge of SCLK and thus has
to be valid a time, t
7
, before this rising edge. The POLARITY
pin may be used to change the SCLK edge which the data is
sampled on and clocked out on. If resetting the interface is
required, the
SYNC
must be taken high and then low.
Modes 4 and 5 (Self-Clocking Modes)
The timing diagrams in Figure 38 and Figure 39 are for Inter-
face Modes 4 and 5. Interface Mode 4 has a noncontinuous
SCLK output and Interface Mode 5 has a continuous SCLK
output. These modes of operation are especially different to all
the other modes since the SCLK and
SYNC
are outputs. The
SYNC
is generated by the part as is the SCLK. The master
clock at the CLKIN pin is routed directly to the SCLK pin for
Interface Mode 5 (Continuous SCLK) and the CLKIN signal is
gated with the
SYNC
to give the SCLK (noncontinuous) for
Interface Mode 4.
Mode 2 (3-Wire SPI/QSPI Interface Mode)
This is the DEFAULT INTERFACE MODE.
In Figure 35 below we have the timing diagram for Interface
Mode 2 which is the SPI/QSPI interface mode. Here the
SYNC
input is active low and may be pulsed or tied permanently low.
If
SYNC
is permanently low 16 clock pulses must be applied to
the SCLK pin for the part to operate correctly, and with a
pulsed
SYNC
input a continuous SCLK may be applied provided
SYNC
is low for only 16 SCLK cycles. In Figure 30 the
SYNC
going low disables the three-state on the DOUT pin. The first
falling edge of the SCLK after the
SYNC
going low clocks out
the first leading zero on the DOUT pin. The DOUT pin is
three-stated again a time t
12
after the
SYNC
goes high. With the
DIN pin the data input has to be set up a time, t
7
, before the
SCLK rising edge as the part samples the input data on the
SCLK rising edge in this case. The POLARITY pin may be
used to change the SCLK edge which the data is sampled on
and clocked out on. If resetting the interface is required, the
SYNC
must be taken high and then low.
Mode 3 (QSPI Interface Mode)
Figure 36 shows the timing diagram for
Interface Mode 3. In
this mode the DSP is the master and the part is the slave. Here
the
SYNC
input is edge triggered from high to low, and the 16
clock pulses are counted from this edge. Since the clock pulses
are counted internally then the
SYNC
signal does not have to go
t
3
= –0.4 t
MIN (NONCONTINUOUS SCLK) –/+0.4 t
MIN/MAX (CONTINUOUS SCLK),
t
6
= 75/115 MAX (5V/3V), t
= 40/60ns
MIN (5V/3V), t
= 20/30
MIN (5V/3V),
t
11
= 20/30 MIN (NONCONTINUOUS SCLK) (5V/3V), (30/50)/0.4 t
SCLK
= ns
MIN/MAX (CONTINUOUS SCLK) (5V/3V)
DOUT (O/P)
SCLK (I/P)
SYNC
(I/P)
DB0
t
3
t
8
t
10
t
9
t
5
DIN (I/P)
THREE-
STATE
THREE-
STATE
t
11
t
6
t
6
t
8
1
6
2
3
4
5
16
POLARITY PIN
LOGIC HIGH
t
12
DB11
DB10
DB15
DB14
DB13
DB12
DB0
DB11
DB10
DB15
DB14
DB13
DB12
t
7
Figure 35. SPI/QSPI Mode 2 Timing Diagram for Read/Write Operation with DIN Input, DOUT Output and
SYNC
Input
(SM1 = SM2 = 0)
t
7
DOUT (O/P)
SCLK (I/P)
SYNC
(I/P)
DB0
t
3
t
8
t
10
t
9
t
5
DIN (I/P)
THREE-
STATE
THREE-
STATE
t
11
t
6
t
6
t
8
1
6
2
3
4
5
16
POLAR PIN
LOGIC HIGHITY
t
12
DB11
DB10
DB15
DB14
DB13
DB12
DB0
DB11
DB10
DB15
DB14
DB13
DB12
t
3
= –0.4 t
MIN (NONCONTINUOUS SCLK) –/+0.4 t
MIN/MAX (CONTINUOUS SCLK),
t
6
= 75/115 MAX (5V/3V), t
7
= 40/60ns
MIN (5V/3V), t
8
= 20/30
MIN (5V/3V),
t
11
= 20/30 MIN (5V/3V)
Figure 36. QSPI Mode 3 Timing Diagram for Read/Write Operation with
SYNC
Input Edge Triggered (SM1 = 0, SM2 = 1)
相關PDF資料 |
PDF描述 |
|---|---|
| AD7853AR | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853ARS | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853BN | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853BR | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853LAN | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7853ANZ | 功能描述:IC ADC 12BIT SRL 200KSPS 24-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD7853AR | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk |
| AD7853AR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SOIC W T/R |
| AD7853ARS | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk |
| AD7853ARS-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SSOP T/R 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Tape and Reel |
發布緊急采購，3分鐘左右您將得到回復。