- 您現在的位置：買賣IC網 > PDF目錄373921 > AD7865BS-2 (ANALOG DEVICES INC) Four-Channel, Simultaneous Sampling, Fast, 14-Bit ADC PDF資料下載
參數資料
| 型號： | AD7865BS-2 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Four-Channel, Simultaneous Sampling, Fast, 14-Bit ADC |
| 中文描述： | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP44 |
| 封裝： | PLASTIC, QFP-44 |
| 文件頁數： | 6/19頁 |
| 文件大小： | 195K |
| 代理商： | AD7865BS-2 |
AD7865
–6–
REV. A
PIN FUNCTION DESCRIPTIONS
Pin
Mnemonic
Description
1
BUSY
Busy Output. The busy output is triggered high by the rising edge of
CONVST
and remains
high until conversion is completed on all selected channels.
First Data Output. FRSTDATA is a logic output which, when high, indicates that the Output
Data Register Pointer is addressing Register 1—See Accessing the Output Data Registers.
Convert Start Input. Logic Input. A low-to-high transition on this input puts all track/holds
into their hold mode and starts conversion on the selected channels. In addition, the state of
the Channel Sequence Selection is also latched on the rising edge of
CONVST
.
Chip Select Input. Active low logic input. The device is selected when this input is active.
Read Input. Active low logic input which is used in conjunction with
CS
low to enable the
data outputs. Ensure the
WR
pin is at logic high while performing a read operation.
Write Input. A rising edge on the
WR
input, with
CS
low and
RD
high, latches the logic state
on DB0 to DB3 into the channel select register.
Conversion Clock Input/Hardware Channel Select. The function of this pin depends upon the
H
/S SEL input. When the
H
/S SEL input is high (choosing software control of the channel
selection sequence), this pin assumes its CLK IN function. CLK IN is an externally applied
clock (that is only necessary when INT/EXT CLK is high) this allows the user to control the
conversion rate of the AD7865. Each conversion needs 16 clock cycles in order for the conver-
sion to be completed. The clock should have a duty cycle that is no greater than 60/40. See
Using an External Clock.
When the
H
/S SEL input is low (choosing hardware control of the channel conversion se-
quence), this pin assumes its Hardware Channel Select function. The SL1 input determines
whether Channel 1 is included in the channel conversion sequence. The selection is latched
on the rising edge of
CONVST
. See Selecting a Conversion Sequence.
Internal/External Clock/Hardware Channel Select. The function of this pin depends upon the
H
/S SEL input. When the
H
/S SEL input is high (choosing software control of the channel
selection sequence), this pin assumes its
INT
/EXT CLK function. When
INT
/EXT CLK is at
a Logic 0, the AD7865 uses its internally generated master clock. When
INT
/EXT CLK is at
Logic 1, the master clock is generated externally to the device and applied to CLK IN.
When the
H
/S SEL input is low (choosing hardware control of the channel conversion se-
quence), this pin assumes its Hardware Channel Select function. The SL2 input determines
whether Channel 2 is included in the channel conversion sequence. The selection is latched
on the rising edge of
CONVST
. When
H
/S is at Logic 1 these pins have no function and can
be tied to Logic 1 or Logic 0. See Selecting a Conversion Sequence.
Hardware Channel Select. When the
H
/S SEL input is at Logic 1, the SL3 input determines
whether Channel 3 is included in the channel conversion sequence while SL4 determines
whether Channel 4 is included in the channel conversion sequence. When the pin is at Logic
1, the channel is included in the conversion sequence. When the pin is at Logic 0, the channel
is excluded from the conversion sequence. The selection is latched on the rising edge of
CONVST
. See Selecting a Conversion Sequence.
Hardware/Software Select Input. When this pin is at a Logic 0, the AD7865 conversion se-
quence selection is controlled via the SL1–SL4 input pins and runs off an internal clock.
When this pin is at Logic 1, the conversion sequence is controlled via the channel select regis-
ter and allows the ADC to run with an internal or external clock. See Selecting a Conversion
Sequence.
Analog Ground. General Analog Ground. This AGNDpin should be connected to the system’s
AGND
plane.
Analog Inputs. See Analog Input section.
Analog Ground. Analog Ground reference for the attenuator circuitry. This AGNDpin
should be connected to the system’s AGND
plane.
Analog Inputs. See Analog Input section.
Standby Mode Input. This pin is used to put the device into the power save or standby mode.
The
STBY
input is high for normal operation and low for standby operation.
Analog Ground. General Analog Ground. This AGND pin should be connected to the
system’s AGND
plane.
2
FRSTDATA
3
CONVST
4
5
CS
RD
6
WR
7
CLK IN/SL1
8
INT
/EXT CLK/SL2
9–10
SL3–SL4
11
H
/S SEL
12
AGND
13–16
17
V
IN4x
, V
IN3x
AGND
18–21
22
V
IN2x
, V
IN1x
STBY
23
AGND
相關PDF資料 |
PDF描述 |
|---|---|
| AD7865BS-3 | Four-Channel, Simultaneous Sampling, Fast, 14-Bit ADC |
| AD7866ARU | Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface |
| AD7866BRU | Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface |
| AD7866 | Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface |
| AD7868AN | LC2MOS Complete, 12-Bit Analog I/O System |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7865BS-2REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 14-bit Parallel 44-Pin MQFP T/R |
| AD7865BS-3 | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 14-bit Parallel 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:4 CH. SIMULTANEOUS BIPOLAR,14-B ADC I.C. - Bulk |
| AD7865BS-3REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 14-bit Parallel 44-Pin MQFP T/R |
| AD7865BSZ-1 | 功能描述:IC ADC 14BIT 4CHAN 5V 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7865BSZ-1 | 制造商:Analog Devices 功能描述:ADC, 14BIT, 100KSPS, PARALLEL, QFP-44 |
發布緊急采購，3分鐘左右您將得到回復。