- 您現在的位置：買賣IC網 > PDF目錄373921 > AD7866 (Analog Devices, Inc.) Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface PDF資料下載
參數資料
| 型號： | AD7866 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface |
| 中文描述： | 雙1 MSPS的12位，雙通道SAR型ADC的串行接口 |
| 文件頁數： | 7/20頁 |
| 文件大小： | 304K |
| 代理商： | AD7866 |
REV. 0
AD7866
–7–
TERMINOLOGY
Integral Nonlinearity
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The end-
points of the transfer function are zero scale, a point 1 LSB
below the first code transition, and full scale, a point 1 LSB
above the last code transition.
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Offset Error
This applies when using Straight Binary output coding. It is the
deviation of the first code transition (00 . . . 000) to (00 . . . 001)
from the ideal, i.e., AGND + 1 LSB.
Offset Error Match
This is the difference in Offset Error between the two channels.
Gain Error
This applies when using Straight Binary output coding. It is the
deviation of the last code transition (111 . . . 110) to (111 . . . 111)
from the ideal (i.e., V
REF
– 1 LSB) after the offset error has been
adjusted out.
Gain Error Match
This is the difference in Gain Error between the two channels.
Zero Code Error
This applies when using the two’s complement output coding option,
in particular with the 2
×
V
REF
input range as –V
REF
to +V
REF
biased
about the V
REF
point. It is the deviation of the midscale transition
(all 1s to all 0s) from the ideal V
IN
voltage, i.e., V
REF
– 1 LSB.
Zero Code Error Match
This is the difference in Zero Code Error between the two
channels.
Positive Gain Error
This applies when using the two’s complement output coding
option, in particular with the 2
×
V
REF
input range as –V
REF
to
+V
REF
biased about the V
REF
point. It is the deviation of the
last code transition (011 . . . 110) to (011 . . . 111) from the
ideal (i.e., +V
REF
– 1 LSB) after the Zero Code Error has
been adjusted out.
Negative Gain Error
This applies when using the two’s complement output coding
option, in particular with the 2
×
V
REF
input range as –V
REF
to
+V
REF
biased about the V
REF
point. It is the deviation of the first
code transition (100 . . . 000) to (100 . . . 001) from the ideal
(i.e., –V
REF
+ 1 LSB) after the Zero Code Error error has been
adjusted out.
Track/Hold Acquisition Time
The track/hold amplifier returns into track mode after the end
of conversion. Track/Hold acquisition time is the time required
for the output of the track/hold amplifier to reach its final value,
within
±
1/2 LSB, after the end of conversion.
Signal to (Noise + Distortion) Ratio
This is the measured ratio of signal to (noise + distortion) at the
output of the A/D converter. The signal is the rms amplitude of
the fundamental. Noise is the sum of all nonfundamental signals
up to half the sampling frequency (f
S
/2), excluding dc. The ratio
is dependent on the number of quantization levels in the digiti-
zation process; the more levels, the smaller the quantization
noise. The theoretical signal to (noise + distortion) ratio for an
ideal N-bit converter with a sine wave input is given by:
Signal to
(
Noise + Distortion
)
=
(6.02
N +
1.76)
dB
Thus for a 12-bit converter, this is 74 dB.
Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the rms sum of
harmonics to the fundamental. For the AD7866, it is defined as:
THD dB
V
V
V
V
V
(
)
=
+
+
+
+
20
3
2
4
2
5
2
6
2
1
log
V
2
2
where
V
1
is the rms amplitude of the fundamental and
V
2
,
V
3
,
V
4
,
V
5
, and
V
6
are the rms amplitudes of the second through the
sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic or spurious noise is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to f
S
/2 and excluding dc) to the rms value of the
fundamental. Normally, the value of this specification is deter-
mined by the largest harmonic in the spectrum, but for ADCs
where the harmonics are buried in the noise floor, it will be a
noise peak.
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and fb,
any active device with nonlinearities will create distortion products
at sum and difference frequencies of mfa
±
nfb where m, n = 0,
1, 2, 3, etc. Intermodulation distortion terms are those for which
neither m nor n are equal to zero. For example, the second
order terms include (fa + fb) and (fa – fb), while the third order
terms include (2fa + fb), (2fa – fb), (fa + 2fb), and (fa – 2fb).
The AD7866 is tested using the CCIF standard where two input
frequencies near the top end of the input bandwidth are used. In
this case, the second order terms are usually distanced in frequency
from the original sine waves while the third order terms are usually at
a frequency close to the input frequencies. As a result, the second
and third order terms are specified separately. The calculation of
the intermodulation distortion is as per the THD specification
where it is the ratio of the rms sum of the individual distortion
products to the rms amplitude of the sum of the fundamentals
expressed in dB.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of crosstalk
between channels. It is measured by applying a full-scale (2
×
V
REF
),
455 kHz sine wave signal to all non selected input channels and
determining how much that signal is attenuated in the selected
channel with a 10 kHz signal (0 V to V
REF
). The figure given is
the worst-case across all four channels for the AD7866.
PSR (Power Supply Rejection)
See Performance Curves section.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7868AN | LC2MOS Complete, 12-Bit Analog I/O System |
| AD7868AQ | LC2MOS Complete, 12-Bit Analog I/O System |
| AD7868AR | LC2MOS Complete, 12-Bit Analog I/O System |
| AD7868BN | LC2MOS Complete, 12-Bit Analog I/O System |
| AD7868BQ | LC2MOS Complete, 12-Bit Analog I/O System |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7866ARU | 功能描述:IC ADC 12BIT 2CH DUAL 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7866ARU-REEL | 制造商:Analog Devices 功能描述:ADC Dual SAR 1Msps 12-bit Serial 20-Pin TSSOP T/R |
| AD7866ARU-REEL7 | 功能描述:IC ADC 12BIT 2CH DUAL 20TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD7866ARUZ | 功能描述:IC ADC 12BIT 2CH DUAL 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7866ARUZ-REEL | 功能描述:IC ADC 12BIT 2CHAN DUAL 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
發布緊急采購，3分鐘左右您將得到回復。