- 您現在的位置：買賣IC網 > PDF目錄373922 > AD7870 (Analog Devices, Inc.) Complete, 12-Bit, 100 kHz, Sampling ADCs(LC2MOS 12位100kHz采樣A/D轉換器) PDF資料下載
參數資料
| 型號： | AD7870 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Complete, 12-Bit, 100 kHz, Sampling ADCs(LC2MOS 12位100kHz采樣A/D轉換器) |
| 中文描述： | 完整的，12位，100千赫采樣ADC（LC2MOS 12位100kHz的采樣的A / D轉換器） |
| 文件頁數： | 6/20頁 |
| 文件大?。?/td> | 346K |
| 代理商： | AD7870 |
REV. B
AD7870/AD7875/AD7876
–6–
PIN FUNCT ION DE SCRIPT ION
DIP
Pin No.
Pin
Mnemonic
Function
1
2
3
RD
BUSY
/
INT
CLK
Read. Active low logic input. T his input is used in conjunction with
CS
low to enable the data outputs.
Busy/Interrupt, Active low logic output indicating converter status. See timing diagrams.
Clock input. An external T T L-compatible clock may be applied to this input pin. Alternatively, tying this pin to
V
SS
enables the internal laser-trimmed clock oscillator.
Data Bit 11 (MSB)/High Byte Enable. T he function of this pin is dependent on the state of the 12/
8
/CLK input (see
below). When 12-bit parallel data is selected, this pin provides the DB11 output. When byte data is selected, this pin
becomes the HBEN logic input HBEN is used for 8-bit bus interfacing. When HBEN is low, DB7/LOW to DB0/DB8
become DB7 to DB0. With HBEN high, DB7/LOW to DB0/DB8 are used for the upper byte of data (see T able I).
DB10/
SSTRB
Data Bit 10/Serial Strobe. When 12-bit parallel data is selected, this pin provides the DB10 output.
SSTRB
is an
active low open-drain output that provides a strobe or framing pulse for serial data. An external 4.7 k
pull-up
resistor is required on
SSTRB
.
DB9/SCLK
Data Bit 9/Serial Clock. When 12-bit parallel data is selected, this pin provides the DB9 output. SCLK is the gated
serial clock output derived from the internal or external ADC clock. If the 12/
8
/CLK input is at –5 V, then SCLK
runs continuously. If 12/
8
/CLK is at 0 V, then SCLK is gated off after serial transmission is complete. SCLK is an
open-drain output and requires an external 2 k
pull-up resistor.
DB8/SDAT A
Data Bit 8/Serial Data. When 12-bit parallel data is selected, this pin provides the DB8 output. SDAT A is an open-
drain serial data output which is used with SCLK and
SSTRB
for serial data transfer. Serial data is valid on the fall-
ing edge of SCLK while
SSTRB
is low. An external 4.7 k
pull-up resistor is required on SDAT A.
DB7/LOW–
T hree-state data outputs controlled by
CS
and
RD
. T heir function depends on the 12/
8
/CLK and HBEN inputs.
DB4/LOW
With 12/
8
/CLK high, they are always DB7–DB4. With 12/
8
/CLK low or –5 V, their function is controlled by HBEN
(see T able I).
DGND
Digital Ground. Ground reference for digital circuitry.
DB3/DB11–
T hree-state data outputs which are controlled by
CS
and
RD
. T heir function depends on the 12/
8
/CLK and HBEN
DB0/DB8
inputs. With 12/
8
/CLK high, they are always DB3–DB0. With 12/
8
/CLK low or –5 V, their function is controlled by
HBEN (see T able I).
4
DB11/HBEN
5
6
7
8–11
12
13–16
T able I. Output Data for Byte Interfacing
HBEN
HIGH
LOW
DB7/LOW DB6/LOW
LOW
DB7
DB5/LOW DB4/LOW
LOW
DB5
DB3/DB11
DB11(MSB)
DB3
DB2/DB10
DB10
DB2
DB1/DB9
DB9
DB1
DB0/DB8
DB8
DB0 (LSB)
LOW
DB6
LOW
DB4
17
18
19
20
21
22
V
DD
AGND
REF OUT
V
IN
V
SS
12/
8
/CLK
Positive Supply, +5 V
±
5%.
Analog Ground. Ground reference for track/hold, reference and DAC.
Voltage Reference Output. T he internal 3 V reference is provided at this pin. T he external load capability is 500
μ
A.
Analog Input. T he analog input range is
±
3 V for the AD7870,
±
10 V for the AD7876 and 0 V to +5 V for the AD7875.
Negative Supply, –5 V
±
5%.
T hree Function Input. Defines the data format and serial clock format. With this pin at +5 V, the output data for-
mat is 12-bit parallel only. With this pin at 0 V, either byte or serial data is available and SCLK is not continuous.
With this pin at –5 V, either byte or serial data is again available but SCLK is now continuous.
Convert Start. A low to high transition on this input puts the track/hold into its hold mode and starts conversion.
T his input is asynchronous to the CLK input.
Chip Select. Active low logic input. T he device is selected when this input is active. With
CONVST
tied low, a new
conversion is initiated when
CS
goes low.
23
CONVST
24
CS
DIP and SOIC
2
PLC C
2
PIN CONFIGURAT IONS
1
1
PIN CONFIGURATIONS ARE THE SAME FOR
THE AD7875 AND AD7876.
2
THE AD7870 AND AD7875 ARE AVAILABLE IN
DIP AND PLCC; THE AD7870A IS AVAILABLE IN
PLASTIC DIP; THE AD7875 AND AD7876 ARE
AVAILABLE IN SOIC AND DIP.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7875 | Complete, 12-Bit, 100 kHz, Sampling ADCs(LC2MOS 12位100kHz采樣A/D轉換器) |
| AD7876 | Complete, 12-Bit, 100 kHz, Sampling ADCs(LC2MOS 12位100kHz采樣A/D轉換器) |
| AD7871JN | LC2MOS Complete 14-Bit, Sampling ADCs |
| AD7871 | LC2MOS Complete 14-Bit, Sampling ADCs |
| AD7871JP | LC2MOS Complete 14-Bit, Sampling ADCs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7870A | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC |
| AD7870AJN | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel/Serial 24-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:12-BIT SAMPLING ADC IC - Bulk |
| AD7870AJNZ | 功能描述:IC ADC 12BIT SAMPLING 3V 24-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
| AD7870AQ | 功能描述:IC ADC 12BIT SAMPLING 3V 24-CDIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD7870BQ | 功能描述:IC ADC 12BIT SAMPLING 3V 24-CDIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
發布緊急采購，3分鐘左右您將得到回復。