- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373924 > AD7890AN-4 (ANALOG DEVICES INC) Explosion-Proof Limit Switches Series CX: Standard Housing: Side Rotary, Lever not included PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7890AN-4 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Explosion-Proof Limit Switches Series CX: Standard Housing: Side Rotary, Lever not included |
| 中文描述： | 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-24 |
| 文件頁(yè)數(shù)： | 13/20頁(yè) |
| 文件大小： | 302K |
| 代理商： | AD7890AN-4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AD7890
–13–
REV. A
T he duration of the internal pulse can be seen on the C
EX T
pin.
T he C
EX T
pin goes from a low to a high when a serial write to
the part is initiated (on the falling edge of
TFS
). It starts to
discharge on the sixth falling edge of SCLK in the serial write
operation. Once the C
EX T
pin has discharged to crossing its
nominal trigger point of 2.5 V, the internal pulse is timed out.
T he internal pulse is initiated each time a write operation to the
Control Register takes place. As a result, the pulse is initiated
and the conversion process delayed for all software conversion
start commands. For hardware conversion start, it is possible to
separate the conversion start command from the internal pulse.
If the multiplexer output (MUX OUT ) is connected directly to
the track/hold input (SHA IN), then no external settling has to
be taken into account by the internal pulse width. In applica-
tions where the multiplexer is switched and conversion is not
initiated until more than 2
μ
s after the channel is changed (as is
possible with a hardware conversion start), the user does not
have to worry about connecting any capacitance to the C
EX T
pin. T he 2
μ
s equates to the track/hold acquisition time of the
AD7890. In applications where the multiplexer is switched and
conversion is initiated at the same time (such as with a software
conversion start), a 120 pF capacitor should be connected to
C
EX T
to allow for the acquisition time of the track/hold before
conversion is initiated.
If external circuitry is connected between MUX OUT and SHA
IN, then the extra settling time introduced by this circuitry will
have to be taken into account. In the case where the multiplexer
change command and the conversion start command are sepa-
rated, they need to be separated by greater than the acquisition
time of the AD7890 plus the settling time of the external cir-
cuitry if the user does not have to worry about the C
EX T
capaci-
tance. In applications where the multiplexer is switched and
conversion is initiated at the same time (such as with a software
conversion start), the capacitor on C
EX T
needs to allow for the
acquisition time of the track/hold plus the settling-time of the
external circuitry before conversion is initiated.
SE RIAL INT E RFACE
T he AD7890’s serial communications port provides a flexible
arrangement to allow easy interfacing to industry-standard
microprocessors, microcontrollers and digital signal processors.
A serial read to the AD7890 accesses data from the output reg-
ister via the DAT A OUT line. A serial write to the AD7890
writes data to the Control Register via the DAT A IN line.
T wo different modes of operation are available, optimized for
different types of interface where the AD7890 can act either as
master in the system (it provides the serial clock and data fram-
ing signal) or acts as slave (an external serial clock and framing
signal can be provided to the AD7890). T hese two modes,
labelled Self-Clocking Mode and External Clocking Mode, are
discussed in detail in the following sections.
Self-Clocking Mode
T he AD7890 is configured for its Self-Clocking Mode by tying
the SMODE pin of the device to a logic low. In this mode, the
AD7890 provides the serial clock signal and the serial data
framing signal used for the transfer of data from the AD7890.
T his Self-Clocking Mode can be used with processors which
allow an external device to clock their serial port including most
digital signal processors.
Read Operation
Figure 8 shows a timing diagram for reading from the AD7890
in the Self-Clocking mode. At the end of conversion,
RFS
goes
low and the serial clock (SCLK ) and serial data (DAT A OUT )
outputs become active. Sixteen bits of data are transmitted with
one leading zero, followed by the three address bits of the Con-
trol Register, followed by the 12-bit conversion result starting
with the MSB. Serial data is clocked out of the device on the ris-
ing edge of SCLK and is valid on the falling edge of SCLK . T he
RFS
output remains low for the duration of the sixteen clock
cycles. On the sixteenth rising edge of SCLK , the
RFS
output is
driven high and DAT A OUT is disabled.
SCLK (O)
DATA OUT (O)
RFS (O)
3-STATE
3-STATE
LEADING
ZERO
DB10
DB0
DB11
A0
A1
A2
t
2
t
3
t
5
t
4
t
6
t
7
t
1
NOTE
(I) SIGNIFIES AN INPUT; (O) SIGNIFIES AN OUTPUT. PULL-UP RESISTOR ON SCLK.
Figure 8. Self-Clocking (Master) Mode Output Register Read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7891YS-1 | LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System |
| AD7891YS-2 | LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System |
| AD7891YP-1 | CAT5E PATCH CORD 6 FOOT BEIGE |
| AD7891AP-1 | LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System |
| AD7891AS-1 | LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7890ANZ-10 | 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤(pán) |
| AD7890ANZ-10 | 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
| AD7890ANZ-2 | 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤(pán) |
| AD7890ANZ-4 | 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤(pán) |
| AD7890AR-10 | 功能描述:IC DAS 12BIT 8CH 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤(pán) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。