欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7891BP-1
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
中文描述: 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL/PARALLEL ACCESS, PQCC44
封裝: PLASTIC, MO-047AC, LCC-44
文件頁數: 10/20頁
文件大小: 173K
代理商: AD7891BP-1
AD7891
–10–
REV. A
CONVERTER DETAILS
The AD7891 is an eight-channel, high speed, 12-bit data acqui-
sition system. It provides the user with signal scaling, multi-
plexer, track/hold, reference, A/D converter and high speed
parallel and serial interface logic functions on a single chip. The
signal conditioning on the AD7891-1 allows the part to accept
analog input ranges of
±
5V or
±
10V when operating from a
single supply. The input circuitry on the AD7891-2 allows the
part to handle input signal ranges of 0V to +2.5V, 0 V to +5V
and
±
2.5V again while operating from a single +5V supply.
The part requires a +2.5 V reference which can be provided
from the part’s own internal reference or from an external refer-
ence source.
Conversion is initiated on the AD7891 either by pulsing the
CONVST
input or by writing a logic 1 to the SWCONV bit of
the control register. When using the hardware
CONVST
input,
the on-chip track/hold goes from track to hold mode and the
conversion sequence is started on the rising edge of the
CONVST
signal. When a software conversion start is initiated, an internal
pulse is generated which delays the track/hold acquisition point
and the conversion start sequence until the pulse is timed out.
This internal pulse is initiated (goes from low to high) whenever
a write to the AD7891 control register takes place with a 1 in
the SWCONV bit. It then starts to discharge and the track/hold
cannot go into hold and conversion cannot be initiated until the
pulse signal goes low.
The conversion clock for the part is internally generated and
conversion time for the AD7891 is 1.6
μ
s from the rising edge of
the hardware
CONVST
signal. The track/hold acquisition time
for the AD7891-1 is 600ns while the track/hold acquisition time
for the AD7891-2 is 400 ns. To obtain optimum performance
from the part, the data read operation should not occur during
the conversion or during 100ns prior to the next conversion.
This allows the AD7891-1 to operate at throughput rates up to
454.5 kSPS and the AD7891-2 at throughput rates up to
500kSPS in the parallel mode and achieve data sheet specifi-
cations. In the serial mode, the maximum achievable through-
put rate for both the AD7891-1 and the AD7891-2 is 357kSPS
(assuming a 20MHz serial clock).
All unused analog inputs should be tied to a voltage within the
nominal analog input range to avoid noise pickup. For mini-
mum power consumption, the unused analog inputs should be
tied to AGND.
INTERFACE INFORMATION
The AD7891 provides two interface options, a 12-bit parallel
interface and a high speed serial interface. The required inter-
face mode is selected via the MODE pin. The two interface
modes are discussed in the following sections.
Parallel Interface Mode
The parallel interface mode is selected by tying the MODE
input to a logic high. Figure 2 shows a timing diagram illustrating
the operational sequence of the AD7891 in parallel mode for a
hardware conversion start. The multiplexer address is written to
the AD7891 on the rising edge of the
WR
input. The on-chip
track/hold goes into hold mode on the rising edge of
CONVST
and conversion is also initiated at this point. When the conversion
is complete, the end of conversion line (
EOC
) pulses low to
indicate that new data is available in the AD7891’s output regis-
ter. This
EOC
line can be used to drive an edge-triggered inter-
rupt of a microprocessor.
CS
and
RD
going low accesses the
12-bit conversion result. In systems where the part is interfaced
to a gate array or ASIC, this
EOC
pulse can be applied to the
CS
and
RD
inputs to latch data out of the AD7891 and into the
gate array or ASIC. This means that the gate array or ASIC does
not need any conversion status recognition logic and it also elimi-
nates the logic required in the gate array or ASIC to generate
the read signal for the AD7891.
t
6
t
7
t
CONV
t
1
t
5
t
8
t
1
t
5
t
2
VOUTPUT
VOUTPUT
t
9
t
10
t
3
t
4
CONVST
(I)
EOC
(O)
CS
(O)
WR
(I)
RD
(I)
DB0 - DB11
(I/O)
NOTE
I - INPUT
O = OUTPUT
Figure 2. Parallel Mode Timing Diagram
相關PDF資料
PDF描述
AD7891BP-2 LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
AD7891BS-1 LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
AD7891BS-2 LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
AD7891 14-Bit 50 kSPS ADC Ser. Out, 1.8V Operation 8-MSOP
AD7891AP-2 LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
相關代理商/技術參數
參數描述
AD7891BP-1REEL 功能描述:IC DAS 12BIT 8CH 44-PLCC RoHS:否 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數據接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD7891BP2 制造商:Analog Devices 功能描述:
AD7891BP-2 功能描述:IC DAS 12BIT 8CH 44-PLCC RoHS:否 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數據接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD7891BP-2REEL 功能描述:IC DAS 12BIT 8CH 44-PLCC RoHS:否 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數據接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD7891BPZ-1 功能描述:IC DAS 12BIT 8CH 44-PLCC RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數據接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
主站蜘蛛池模板: 阿鲁科尔沁旗| 津市市| 江北区| 米脂县| 普安县| 修武县| 自治县| 长海县| 同江市| 苍梧县| 德惠市| 富锦市| 将乐县| 正安县| 永和县| 全州县| 循化| 沧州市| 象州县| 观塘区| 社旗县| 肇庆市| 虞城县| 大足县| 瑞昌市| 磐安县| 澄江县| 郓城县| 德惠市| 古田县| 西畴县| 石台县| 太康县| 万盛区| 沐川县| 迭部县| 黑水县| 合山市| 布尔津县| 鸡泽县| 唐河县|