欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7892SQ
廠商: Analog Devices, Inc.
元件分類: 基準電壓源/電流源
英文描述: Dual High Efficiency, Low Noise, Synchronous Step-Down Switching Regulators
中文描述: 雙通道高效率,低噪聲,同步降壓型開關穩壓器
文件頁數: 10/14頁
文件大小: 144K
代理商: AD7892SQ
AD7892
–10–
REV. C
pulse can be applied to the
CS
and
RD
inputs to latch data out
of the AD7892 and into the gate array or ASIC. This eliminates
the logic required in the gate array or ASIC to recognize the end
of conversion and generate the read signal for the AD7892. To
obtain optimum performance from the AD7892, it is not recom-
mended to tie
CS
and
RD
permanently low as this keeps the
three-state active during conversion.
Serial Interface Mode
The AD7892 is configured for serial mode interfacing by tying
the MODE input low. It provides for a three-wire, serial link
between the AD7892 and industry-standard microprocessors,
microcontrollers and digital signal processors. SCLK and
RFS
of the AD7892 are inputs, and the AD7892’s serial interface is
designed for direct interface to systems that provide a serial
clock input that is synchronized to the serial data output includ-
ing microcontrollers such as the 80C51, 87C51, 68HC11 and
68HC05 and most digital signal processors.
Figure 3 shows the timing diagram for reading from the AD7892
in the serial interface mode.
RFS
goes low to access data from
the AD7892. The serial clock input does not have to be con-
tinuous. The serial data can be accessed in a number of bytes.
However,
RFS
must remain low for the duration of the data
transfer operation. Sixteen bits of data are transmitted with four
leading zeros followed by the 12-bit conversion result starting
with the MSB. Serial data is clocked out of the device on the
rising edge of SCLK. Old data is guaranteed to be valid for 5 ns
after this edge. This is useful for high speed serial clocks where
the access time of the part would not allow sufficient set-up time
for the data to be accepted on the falling edge of the clock. In
this case, care must be taken that
RFS
does not go just prior to
a rising edge of SCLK. For slower serial clocks data is valid on
the falling edge of SCLK. At the end of the read operation, the
SDATA line is three-stated by a rising edge on either the SCLK
or
RFS
inputs, whichever occurs first. Serial data cannot be
read during conversion to avoid feedthrough problems from the
serial clock to the conversion process. For optimum perfor-
mance of the AD7892-3, a serial read should also be avoided
within 200 ns of the rising edge of
CONVST
to avoid feedthrough
into the track/hold during its acquisition time. The serial read
should, therefore, occur between the end of conversion (
EOC
falling edge) and 200 ns prior to the next rising edge of
CONVST
. For the AD7892-1 and AD7892-2, a serial read
should also be avoided within 400 ns of the rising edge of
CONVST
. This limits the maximum achievable throughput
rate in serial mode (assuming 20 MHz serial clock) to 400 kSPS
for the AD7892-3 and 357 kSPS for the AD7892-1 and
AD7892-2.
Analog Input Section
The AD7892 is offered as three part types allowing for four
different analog input voltage ranges. The AD7892-1 handles
either
±
5 V or
±
10 V input voltage ranges. The AD7892-2
handles a 0 V to +2.5 V input voltage range while the AD7892-3
handles an input range of
±
2.5 V.
AD7892-1
Figure 4 shows the analog input section for the AD7892-1. The
analog input range is pin-strappable (using V
IN2
) for either
±
5 V
or
±
10 V on the V
IN1
input. With V
IN2
connected to AGND, the
input range on V
IN1
is
±
10 V, and the input resistance on V
IN1
is
15 k
nominal. With V
IN2
connected to V
IN1
, the input range on
V
IN1
is
±
5 V, and the input resistance on V
IN1
is 8 k
nominal.
As a result, the V
IN1
and V
IN2
inputs should be driven from a
low impedance source. The resistor attenuator stage is followed
by the high input impedance stage of the track/hold amplifier.
This resistor attenuator stage allows the input voltage to go to
±
17 V without damaging the AD7892-1.
+2.5
REFERENCE
REF OUT/
REF IN
V
IN1
V
IN2
AGND
TO HIGH
IMPEDANCE
SHA INPUT
TO ADC
REFERENCE
CIRCUITRY
2k
3.25k
13k
6.5k
13k
Figure 4. AD7892-1 Analog Input Structure
t
13
t
10
THREE-
STATE
RFS
(I)
SCLK (I)
SDATA (O)
NOTE:
I = INPUT; O = OUTPUT
FOUR LEADING ZEROS
t
12
t
11
t
16
t
17
t
17A
t
14
DB11
DB10
DB0
t
15
Figure 3. Serial Mode Timing Diagram
相關PDF資料
PDF描述
AD7892AN-1 LC2MOS Single Supply, 12-Bit 600 kSPS ADC
AD7892AN-2 LC2MOS Single Supply, 12-Bit 600 kSPS ADC
AD7892AN-3 LC2MOS Single Supply, 12-Bit 600 kSPS ADC
AD7892AR-1 LC2MOS Single Supply, 12-Bit 600 kSPS ADC
AD7892BN-1 LC2MOS Single Supply, 12-Bit 600 kSPS ADC
相關代理商/技術參數
參數描述
AD7892SQ-1 功能描述:模數轉換器 - ADC Bipolar Input Parallel 12B 600kSPS RoHS:否 制造商:Analog Devices 通道數量: 結構: 轉換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體:
AD7893ACHIPS-10 功能描述:12 Bit Analog to Digital Converter 1 Input 1 SAR Die 制造商:analog devices inc. 系列:- 包裝:托盤 - 晶粒 零件狀態:上次購買時間 位數:12 采樣率(每秒):117k 輸入數:1 輸入類型:單端 數據接口:SPI 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數:1 架構:SAR 參考類型:外部 電壓 - 電源,模擬:5V 電壓 - 電源,數字:5V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:模具 供應商器件封裝:模具 標準包裝:1
AD7893ACHIPS-2 功能描述:12 Bit Analog to Digital Converter 1 Input 1 SAR Die 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態:上次購買時間 位數:12 采樣率(每秒):117k 輸入數:1 輸入類型:單端 數據接口:SPI 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數:1 架構:SAR 參考類型:外部 電壓 - 電源,模擬:5V 電壓 - 電源,數字:5V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:模具 供應商器件封裝:模具 標準包裝:1
AD7893ACHIPS-5 功能描述:12 Bit Analog to Digital Converter 1 Input 1 SAR Die 制造商:analog devices inc. 系列:- 包裝:托盤 - 晶粒 零件狀態:上次購買時間 位數:12 采樣率(每秒):117k 輸入數:1 輸入類型:單端 數據接口:SPI 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數:1 架構:SAR 參考類型:外部 電壓 - 電源,模擬:5V 電壓 - 電源,數字:5V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:模具 供應商器件封裝:模具 標準包裝:1
AD7893AN-10 功能描述:IC ADC 12BIT SRL T/H LP 8-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率(每秒):83k 數據接口:串行,并聯 轉換器數目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端,雙極
主站蜘蛛池模板: 米林县| 通海县| 瑞丽市| 眉山市| 黄陵县| 井陉县| 通道| 农安县| 邢台县| 屯昌县| 宜君县| 毕节市| 奇台县| 滕州市| 绵竹市| 秦皇岛市| 湾仔区| 益阳市| 凤阳县| 固镇县| 家居| 余干县| 什邡市| 博乐市| 磐石市| 广平县| 阿瓦提县| 越西县| 铜陵市| 辽宁省| 舞阳县| 湖北省| 增城市| 慈利县| 彝良县| 鄂温| 遂川县| 济源市| 舟曲县| 那坡县| 丰原市|