- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373924 > AD7893AN-5 (ANALOG DEVICES INC) RECTIFIER SCHOTTKY SINGLE 1A 90V 25A-ifsm 0.8V-vf 0.5mA-ir DO-41 5K/AMMO PDF資料下載
參數(shù)資料
| 型號： | AD7893AN-5 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | RECTIFIER SCHOTTKY SINGLE 1A 90V 25A-ifsm 0.8V-vf 0.5mA-ir DO-41 5K/AMMO |
| 中文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP8 |
| 封裝： | 0.300 INCH, MINI, PLASTIC, DIP-8 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 340K |
| 代理商： | AD7893AN-5 |
AD7893
REV. E
–10–
AD7893–ADSP-2105 Interface
An interface circuit between the AD7893 and the ADSP-2105
DSP processor is shown in Figure 8. In the interface shown, the
RFS1 output from the ADSP-2105’s SPORT1 serial port is
used to gate the serial clock (SCLK1) of the ADSP-2105 before
it is applied to the SCLK input of the AD7893. The RFS1 out-
put is configured for active high operation. The interface
ensures a noncontinuous clock for the AD7893’s serial clock
input with only sixteen serial clock pulses provided, and the
serial clock line of the AD7893 remaining low between data
transfers. The SDATA line from the AD7893 is connected to
the DR1 line of the ADSP-2105’s serial port.
AD7893
SDATA
SCLK
ADSP-2105
DR1
RFS1
SCLK1
Figure 8. AD7893 to ADSP-2105 Interface
The timing relationship between the SCLK1 and RFS1 outputs
of the ADSP-2105 are such that the delay between the rising
edge of the SCLK1 and the rising edge of an active high RFS1
is up to 25 ns. There is also a requirement that data must be set
up 10 ns prior to the falling edge of the SCLK1 to be read cor-
rectly by the ADSP-2105. The data access time for the AD7893
is 50 ns from the rising edge of its SCLK input. Assuming a
10 ns propagation delay through the external AND gate, the
high time of the SCLK1 output of the ADSP-2105 must be
≥
(50 + 25 + 10 + 10) ns, i.e.,
≥
95 ns. This means that the
serial clock frequency with which the interface of Figure 13 can
work with is limited to 5.26 MHz.
An alternative scheme is to configure the ADSP-2105 to accept
an external serial clock. In this case, an external noncontinuous
serial clock that drives the serial clock inputs of both the ADSP-
2105 and the AD7893 is provided. In this scheme, the serial
clock frequency is limited to 5 MHz by the ADSP-2105.
To monitor the conversion time on the AD7893, a scheme such
as outlined in previous interfaces with
CONVST
can be used.
This can be implemented by connecting the
CONVST
line
directly to the
IRQ2
input of the ADSP-2105.
AD7893–DSP56000 Interface
Figure 9 shows an interface circuit between the AD7893 and the
DSP56000 DSP processor. The DSP5600 is configured for nor-
mal mode asynchronous operation with gated clock. It is also set
up for a 16-bit word with the gated serial clock being generated
by the DSP56000 and appears on the SC0 pin. The SC0 pin
should be configured as an output by setting bit SCD0 to 1. In
this mode, the DSP56000 provides sixteen serial clock pulses to
the AD7893 in a serial read operation. The DSP56000 assumes
valid data on the first falling edge of SCK, so the interface is
simply two-wire as shown in Figure 9.
To monitor the conversion time on the AD7893, a scheme such
as outlined in previous interface examples with
CONVST
can
be used. This can be implemented by connecting the
CONVST
line directly to the
IRQA
input of the DSP56000.
AD7893
SDATA
SCLK
DSP56000
SC0
SRD
Figure 9. AD7893 to DSP56000 Interface
AD7893 PERFORMANCE
Linearity
The linearity of the AD7893 is determined by the on-chip 12-bit
D/A converter. This is a segmented DAC that is laser trimmed
for 12-bit integral linearity and differential linearity. Typical
relative numbers for the part are
±
1/4 LSB, while the typical
DNL errors are
±
1/2 LSB.
Noise
In an A/D converter, noise exhibits itself as code uncertainty in
dc applications and as the noise floor (in an FFT, for example)
in ac applications. In a sampling A/D converter like the AD7893,
all information about the analog input appears in the baseband
from dc to 1/2 the sampling frequency. The input bandwidth of
the track/hold exceeds the Nyquist bandwidth; therefore, an
antialiasing filter should be used to remove unwanted signals
above f
S
/2 in the input signal in applications where such signals
exist.
Figure 10 shows a histogram plot for 8192 conversions of a dc
input using the AD7893. The analog input was set at the center
of a code transition. The timing and control sequence used was
per Figure 3 where the optimum performance of the ADC was
achieved. It can be seen that almost all the codes appear in the
one output bin, indicating very good noise performance from
the ADC. The rms noise performance for the AD7893-2 for the
above plot was 87
μ
V. Since the analog input range, and hence
LSB size, on the AD7893-10 is eight times what it is for the
AD7893-2, the same output code distribution results in an out-
put rms noise of 700
μ
V for the AD7893-10.
CODE
9000
1000
(X–4) (X–3)
O
(X–2) (X–1)
X
(X+1) (X+2) (X+3) (X+4)
8000
5000
4000
3000
2000
7000
6000
0
SAMPLING FREQUENCY = 102.4kHz
T
A
= +25
°
C
Figure 10. Histogram of 8192 Conversions of a DC Input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7893AR-10 | RECTIFIER SCHOTTKY DUAL 30A 35V 275A-ifsm 0.55V-vf 1mA-ir TO-3P 30/TUBE |
| AD7893BR-10 | RECTIFIER FAST-RECOVERY SINGLE 1A 400V 30A-ifsm 1.3V-vf 50ns 5uA-ir DO-41 5K/REEL-13 |
| AD7893BR-2 | RECTIFIER FAST-RECOVERY SINGLE 1A 600V 30A-ifsm 1.7V-vf 75ns 5uA-ir DO-41 5K/AMMO |
| AD7893BR-5 | RECTIFIER FAST-RECOVERY SINGLE 1A 600V 30A-ifsm 1.7V-vf 75ns 5uA-ir DO-41 5K/REEL-13 |
| AD7893SQ-10 | LC2MOS 12-Bit, Serial 6 us ADC in 8-Pin Package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7893ANZ-10 | 功能描述:IC ADC 12BIT SRL T/H LP 8DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7893ANZ-2 | 功能描述:IC ADC 12BIT SRL T/H LP 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7893ANZ-5 | 功能描述:IC ADC 12BIT SRL T/H LP 8DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7893AR-10 | 功能描述:IC ADC 12BIT SRL T/H LP 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7893AR-10REEL | 功能描述:IC ADC 12BIT SRL T/H LP 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。