- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373926 > AD7921AUJ-R2 (ANALOG DEVICES INC) 2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs PDF資料下載
參數(shù)資料
| 型號： | AD7921AUJ-R2 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs |
| 中文描述： | 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| 封裝： | MO-193BA, TSOT-23 |
| 文件頁數(shù)： | 19/28頁 |
| 文件大小： | 312K |
| 代理商： | AD7921AUJ-R2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7911/AD7921
Rev. 0 | Page 19 of 28
0
INVALID DATA
THREE-STATE
INVALID DATA
THREE-STATE
1
CS
SCLK
DIN
DOUT
2
10
16
Figure 27. Entering Power- Down Mode
0
1
10
THE PART BEGINS
TO POWER UP
THE PART GOES
INTO TRACK
THE PART IS FULLY
POWERED UP WITH V
IN
FULLY ACQUIRED
5
A
16
1
16
SCLK
CS
DIN
CHANNEL FOR NEXT CONVERSION
CHANNEL FOR NEXT CONVERSION
DOUT
INVALID DATA
CONVERSION RESULT
Figure 28. Exiting Power-Down Mode
POWER-UP TIME
The power-up time of the AD7911/AD7921 is 1 μs, which
means that with any frequency of SCLK up to 5 MHz, one
dummy cycle is always sufficient to allow the device to power
up. Once the dummy cycle is complete, the ADC is fully
powered up and the input signal is acquired properly. The quiet
time, t
QUIET
, must still be allowed from the point at which the
bus goes back into three-state after the dummy conversion to
the next falling edge of CS. When running at a 250 kSPS
throughput rate, the AD7911/AD7921 power up and acquire a
signal within ±1 LSB in one dummy cycle.
When powering up from power-down mode with a dummy
cycle, as in Figure 28, the track-and-hold that was in hold mode
while the part was powered down returns to track mode on the
fifth SCLK falling edge that the part receives after the falling
edge of CS. This is shown as point A in Figure 28. At this point,
the part starts to acquire the signal on the channel selected in
the current dummy conversion.
Although at any SCLK frequency one dummy cycle is sufficient
to power up the device and acquire V
IN
, it does not necessarily
mean that a full dummy cycle of 16 SCLKs must always elapse
to power up the device and acquire V
IN
fully. 1μs is sufficient to
power up the device and acquire the input signal. For example,
if a 5 MHz SCLK frequency was applied to the ADC, the cycle
time would be 3.2 μs. In one dummy cycle, 3.2 μs, the part
would be powered up and V
IN
acquired fully. However, after 1 μs
with a 5 MHz SCLK, only 5 SCLK cycles would have elapsed. At
this stage, the ADC would be fully powered up. In this case, CS
can be brought high after the 10th SCLK falling edge and
brought low again after a time, t
QUIET
, to initiate the conversion.
When power supplies are first applied to the AD7911/AD7921,
the ADC can power up in either power-down mode or normal
mode. Because of this, it is best to allow a dummy cycle to
elapse to ensure that the part is fully powered up before
attempting a valid conversion. Likewise, if the user wants to
keep the part in power-down mode while not in use and to
power up in power-down mode, then the dummy cycle can be
used to ensure that the device is in power-down mode by
executing a cycle such as that shown in Figure 27.
Once supplies are applied to the AD7911/AD7921, the power-
up time is the same as when powering up from the power-down
mode. It takes the part approximately 1 μs to power up fully in
normal mode. It is not necessary to wait 1 μs before executing a
dummy cycle to ensure the desired mode of operation. Instead,
the dummy cycle can occur directly after power is supplied to
the ADC. If the first valid conversion is then performed directly
after the dummy conversion, care must be taken to ensure that
adequate acquisition time has been allowed. When the ADC
powers up initially after supplies are applied, the track-and-hold
is in hold. It returns to track on the fifth SCLK falling edge that
the part receives after the falling edge of CS.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7921AUJ-REEL7 | 2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs |
| AD7911 | 2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs |
| AD7922AUJ-R2 | ER 2C 2#16S PIN RECP |
| AD7912AUJ-R2 | 2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs |
| AD7922AUJ-REEL7 | Circular Connector; No. of Contacts:7; Series:; Body Material:Aluminum Alloy; Connecting Termination:Solder; Connector Shell Size:16S; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7921AUJ-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 12-bit Serial 8-Pin TSOT T/R |
| AD7921AUJZ-R2 | 功能描述:IC ADC 12BIT DUAL LP TSOT-23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7921AUJZ-REEL7 | 功能描述:IC ADC 12BIT DUAL LP TSOT-23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7922 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs |
| AD7922ARM | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:DUAL 12-BIT, 1MSPS, ADC I.C - Bulk 制造商:Analog Devices 功能描述:12BIT ADC DUAL SMD 7922 MSOP8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。