欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7997BRU-1
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
中文描述: 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
封裝: MO-153-AC, TSSOP-20
文件頁數: 22/32頁
文件大小: 1056K
代理商: AD7997BRU-1
AD7997/AD7998
CYCLE TIMER REGISTER
The cycle timer register is an 8-bit, read/write register that
stores the conversion interval value for the automatic cycle
interval mode of the AD7997/AD7998 (see the Modes of
Operation section). D5 to D3 of the cycle timer register are
unused and should contain 0s at all times. On power-up, the
cycle timer register contains all 0s, thus disabling automatic
cycle operation of the AD7997/AD7998. To enable automatic
cycle mode, the user must write to the cycle timer register,
selecting the required conversion interval by programming Bits
D2 to D0. Table 23 shows the structure of the cycle timer
register, while Table 24 shows how the bits in this register are
decoded to provide various automatic sampling intervals.
Table 23. Cycle Timer Register and Defaults at Power-Up
D7
D6
D5
D4
Sample
Delay
Delay
0
0
0
0
Table 24. Cycle Timer Intervals
Typical Conversion Interval
(T
CONVERT
= Conversion Time)
0
0
0
Mode Not Selected
0
0
1
T
CONVERT
× 32
0
1
0
T
CONVERT
× 64
0
1
1
T
CONVERT
× 128
1
0
0
T
CONVERT
× 256
1
0
1
T
CONVERT
× 512
1
1
0
T
CONVERT
× 1024
1
1
1
T
CONVERT
× 2048
Rev. 0 | Page 22 of 32
D3
D2
Cyc
Bit2
0
D1
Cyc
Bit1
0
D0
Cyc
Bit0
0
Bit Trial
0
0
0
0
D2
D1
D0
SAMPLE DELAY AND BIT TRIAL DELAY
It is recommended that no I
2
C bus activity occurs when a
conversion is taking place. However, if this is not possible, for
example when operating in Mode 2 or Mode 3, then in order to
maintain the performance of the ADC, Bits D7 and D6 in the
cycle timer register are used to delay critical sample intervals
and bit trials from occurring while there is activity on the I
2
C
bus. This results in a quiet period for each bit decision. In
certain cases where there is excessive activity on the interface
lines, this may have the effect of increasing the overall
conversion time. However, if bit trial delays extend longer than
1 μs, the conversion terminates.
When Bits D7 and D6 are both 0, the bit trial and sample
interval delaying mechanism is implemented. The default
setting of D7 and D6 is 0. To turn off both delay mechanisms,
set D7 and D6 to 1.
Table 25. Cycle Timer Register and Defaults at Power-up
D7
D6
D5
D4
Sample
Delay
Delay
0
0
0
0
D3
D2
Cyc
Bit 2
0
D1
Cyc
Bit 1
0
D0
Cyc
Bit 0
0
Bit Trial
0
0
0
0
相關PDF資料
PDF描述
AD7997BRU-1REEL 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7997BRUZ-03 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7997BRUZ-0REEL3 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7997BRUZ-13 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7997BRUZ-1REEL3 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
相關代理商/技術參數
參數描述
AD7997BRU-1REEL 制造商:Analog Devices 功能描述:ADC Single SAR 188ksps 10-bit Serial 20-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 188KSPS 10-BIT SERL 20SSOP - Tape and Reel
AD7997BRU-O 制造商:Analog Devices 功能描述:
AD7997BRUZ-0 功能描述:IC ADC 10BIT 8CHAN I2C 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7997BRUZ-03 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7997BRUZ-0REEL 功能描述:IC ADC 10BIT 8CHAN I2C 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:2,500 系列:- 位數:16 采樣率(每秒):15 數據接口:MICROWIRE?,串行,SPI? 轉換器數目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
主站蜘蛛池模板: 五常市| 高阳县| 都江堰市| 雷山县| 仁化县| 蒲城县| 富锦市| 湾仔区| 竹溪县| 黑河市| 金阳县| 抚松县| 平乐县| 昌都县| 鸡东县| 吉首市| 阿瓦提县| 伊春市| 抚州市| 东明县| 大足县| 梧州市| 西林县| 琼海市| 溆浦县| 浮梁县| 颍上县| 昌图县| 大石桥市| 乌鲁木齐县| 临江市| 津南区| 洛南县| 丽江市| 德格县| 马鞍山市| 滦南县| 凉山| 肥城市| 比如县| 乾安县|