欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7997BRUZ-0REEL3
廠商: Analog Devices, Inc.
元件分類: 串行ADC
英文描述: 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
中文描述: 8通道,10 -和12位ADC與I2CCompatible
文件頁數: 22/32頁
文件大小: 1056K
代理商: AD7997BRUZ-0REEL3
AD7997/AD7998
CYCLE TIMER REGISTER
The cycle timer register is an 8-bit, read/write register that
stores the conversion interval value for the automatic cycle
interval mode of the AD7997/AD7998 (see the Modes of
Operation section). D5 to D3 of the cycle timer register are
unused and should contain 0s at all times. On power-up, the
cycle timer register contains all 0s, thus disabling automatic
cycle operation of the AD7997/AD7998. To enable automatic
cycle mode, the user must write to the cycle timer register,
selecting the required conversion interval by programming Bits
D2 to D0. Table 23 shows the structure of the cycle timer
register, while Table 24 shows how the bits in this register are
decoded to provide various automatic sampling intervals.
Table 23. Cycle Timer Register and Defaults at Power-Up
D7
D6
D5
D4
Sample
Delay
Delay
0
0
0
0
Table 24. Cycle Timer Intervals
Typical Conversion Interval
(T
CONVERT
= Conversion Time)
0
0
0
Mode Not Selected
0
0
1
T
CONVERT
× 32
0
1
0
T
CONVERT
× 64
0
1
1
T
CONVERT
× 128
1
0
0
T
CONVERT
× 256
1
0
1
T
CONVERT
× 512
1
1
0
T
CONVERT
× 1024
1
1
1
T
CONVERT
× 2048
Rev. 0 | Page 22 of 32
D3
D2
Cyc
Bit2
0
D1
Cyc
Bit1
0
D0
Cyc
Bit0
0
Bit Trial
0
0
0
0
D2
D1
D0
SAMPLE DELAY AND BIT TRIAL DELAY
It is recommended that no I
2
C bus activity occurs when a
conversion is taking place. However, if this is not possible, for
example when operating in Mode 2 or Mode 3, then in order to
maintain the performance of the ADC, Bits D7 and D6 in the
cycle timer register are used to delay critical sample intervals
and bit trials from occurring while there is activity on the I
2
C
bus. This results in a quiet period for each bit decision. In
certain cases where there is excessive activity on the interface
lines, this may have the effect of increasing the overall
conversion time. However, if bit trial delays extend longer than
1 μs, the conversion terminates.
When Bits D7 and D6 are both 0, the bit trial and sample
interval delaying mechanism is implemented. The default
setting of D7 and D6 is 0. To turn off both delay mechanisms,
set D7 and D6 to 1.
Table 25. Cycle Timer Register and Defaults at Power-up
D7
D6
D5
D4
Sample
Delay
Delay
0
0
0
0
D3
D2
Cyc
Bit 2
0
D1
Cyc
Bit 1
0
D0
Cyc
Bit 0
0
Bit Trial
0
0
0
0
相關PDF資料
PDF描述
AD7997BRUZ-13 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7997BRUZ-1REEL3 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7998 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7998BRU-0 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7998BRU-0REEL 8-Channel, 10- and 12-Bit ADCs with I2CCompatible
相關代理商/技術參數
參數描述
AD7997BRUZ-1 功能描述:IC ADC 10BIT 8CHAN I2C 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7997BRUZ-13 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7997BRUZ-1REEL 功能描述:IC ADC 10BIT 8CHAN I2C 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:2,500 系列:- 位數:16 采樣率(每秒):15 數據接口:MICROWIRE?,串行,SPI? 轉換器數目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7997BRUZ-1REEL3 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 10- and 12-Bit ADCs with I2CCompatible
AD7998 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 10- and 12-Bit ADCs with I2CCompatible
主站蜘蛛池模板: 桃江县| 诏安县| 交城县| 张家川| 新邵县| 华坪县| 双柏县| 中宁县| 千阳县| 霍林郭勒市| 佛山市| 湘阴县| 曲阳县| 广汉市| 利辛县| 塔城市| 巨野县| 沾益县| 正安县| 友谊县| 兴文县| 湾仔区| 龙江县| 洛宁县| 大邑县| 广灵县| 万荣县| 澄江县| 紫阳县| 顺平县| 呼伦贝尔市| 江西省| 枣阳市| 喜德县| 中西区| 东莞市| 阿拉善右旗| 积石山| 西昌市| 泸溪县| 阳春市|