- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373933 > AD8063AR (ANALOG DEVICES INC) Low-Cost, 300 MHz Rail-to-Rail Amplifiers PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8063AR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | Low-Cost, 300 MHz Rail-to-Rail Amplifiers |
| 中文描述： | OP-AMP, 6000 uV OFFSET-MAX, PDSO8 |
| 封裝： | MS-012AA, SOIC-8 |
| 文件頁數(shù)： | 2/16頁 |
| 文件大小： | 314K |
| 代理商： | AD8063AR |
–2–
REV. C
AD8061/AD8062/AD8063–SPECIFICATIONS
Parameter
(T
A
= 25 C, V
S
= 5 V, R
L
= 1 k
unless otherwise noted)
, V
O
= 1 V,
Conditions
Min
Typ
Max
Unit
DYNAMIC PERFORMANCE
–3 dB Small Signal Bandwidth
G = 1, V
O
= 0.2 V p-p
G = –1, +2, V
O
= 0.2 V p-p
G = 1, V
O
= 1 V p-p
G = 1, V
O
= 0.2 V p-p
G = 1, V
O
= 2 V Step, R
L
= 2 k
G = 2, V
O
= 2 V Step, R
L
= 2 k
G = 2, V
O
= 2 V Step
150
60
320
115
280
30
650
500
35
MHz
MHz
MHz
MHz
V/
μ
s
V/
μ
s
ns
–3 dB Large Signal Bandwidth
Bandwidth for 0.1 dB Flatness
Slew Rate
500
300
Settling Time to 0.1%
NOISE/DISTORTION PERFORMANCE
Total Harmonic Distortion
f
C
= 5 MHz, V
O
= 2 V p-p, R
L
= 1 k
f
C
= 20 MHz, V
O
= 2 V p-p, R
L
= 1 k
f = 5 MHz, G = 2, AD8062
f = 100 kHz
f = 100 kHz
G = 2, R
L
= 150
G = 2, R
L
= 150
f = 10 MHz
f = 5 MHz
–77
–50
–90
8.5
1.2
0.01
0.04
28
62
dBc
dBc
dBc
nV/
√
Hz
pA/
√
Hz
%
Degree
dBc
dB
Crosstalk, Output to Output
Input Voltage Noise
Input Current Noise
Differential Gain Error (NTSC)
Differential Phase Error (NTSC)
Third Order Intercept
SFDR
DC PERFORMANCE
Input Offset Voltage
1
2
3.5
3.5
4
0.3
70
90
6
6
mV
mV
μ
V/
°
C
μ
A
μ
A
±μ
A
dB
dB
T
MIN
to T
MAX
Input Offset Voltage Drift
Input Bias Current
9
9
4.5
T
MIN
to T
MAX
Input Offset Current
Open-Loop Gain
V
O
= 0.5 V to 4.5 V, R
L
= 150
V
O
= 0.5 V to 4.5 V, R
L
= 2 k
68
74
INPUT CHARACTERISTICS
Input Resistance
Input Capacitance
Input Common-Mode Voltage Range
Common-Mode Rejection Ratio
13
1
–0.2 to +3.2
80
M
pF
V
dB
V
CM
= –0.2 V to +3.2 V
62
OUTPUT CHARACTERISTICS
Output Voltage Swing—Load Resistance
Is Terminated at Midsupply
Output Current
Capacitive Load Drive, V
OUT
= 0.8 V
R
L
= 150
R
L
= 2 k
V
O
= 0.5 V to 4.5 V
30% Overshoot: G = 1, R
S
= 0
G = 2, R
S
= 4.7
0.3
0.25
25
0.1 to 4.5
0.1 to 4.9
50
25
300
4.75
4.85
V
V
mA
pF
pF
POWER-DOWN DISABLE
Turn-On Time
Turn-Off Time
DISABLE
Voltage—Off
DISABLE
Voltage—On
40
300
2.8
3.2
ns
ns
V
V
POWER SUPPLY
Operating Range
Quiescent Current per Amplifier
Supply Current when Disabled
(AD8063 Only)
Power Supply Rejection Ratio
2.7
5
6.8
0.4
8
9.5
V
mA
mA
V
S
= 2.7 V to 5 V
72
80
dB
Specifications subject to change without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8063AR-REEL | 16-Bit, 8-Channel Serial Output Sampling Analog-to-Digital Converter 20-SSOP |
| AD8063AR-REEL7 | 16-Bit, 8-Channel Serial Output Sampling Analog-to-Digital Converter 20-SSOP |
| AD8063ART | Low-Cost, 300 MHz Rail-to-Rail Amplifiers |
| AD8063ART-REEL | 16-Bit, 8-Channel Serial Output Sampling Analog-to-Digital Converter 20-SSOP |
| AD8063ART-REEL7 | Low-Cost, 300 MHz Rail-to-Rail Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8063AR | 制造商:Analog Devices 功能描述:AMPLIFIER ((NW)) |
| AD8063AR-EBZ | 功能描述:BOARD EVAL FOR AD8063AR RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
| AD8063AR-REEL | 制造商:Analog Devices 功能描述:OP Amp Single Volt Fdbk R-R O/P 8V 8-Pin SOIC N T/R 制造商:Rochester Electronics LLC 功能描述:SOIC SNGL,R-TO-R VLTG-FDBK AMP W/DISABLE - Tape and Reel |
| AD8063AR-REEL7 | 制造商:Analog Devices 功能描述:OP Amp Single Volt Fdbk R-R O/P 8V 8-Pin SOIC N T/R |
| AD8063ART-EBZ | 功能描述:BOARD EVAL FOR AD8063ART RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。