- 您現在的位置：買賣IC網 > PDF目錄373935 > AD808-622BR (ANALOG DEVICES INC) Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming PDF資料下載
參數資料
| 型號： | AD808-622BR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字傳輸電路 |
| 英文描述： | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| 中文描述： | RECEIVER, PDSO16 |
| 封裝： | 0.150 INCH, SOIC-16 |
| 文件頁數： | 1/12頁 |
| 文件大?。?/td> | 145K |
| 代理商： | AD808-622BR |
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
Fiber Optic Receiver wth Quantizer and
Clock Recovery and Data Retimng
AD808
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
Analog Devices, Inc., 1998
FEATURES
Meets CCITT G.958 Requirements
for STM-4 Regenerator—Type A
Meets Bellcore TR-NWT-000253 Requirements for OC-12
Output J itter: 2.5 Degrees RMS
622 Mbps Clock Recovery and Data Retiming
Accepts NRZ Data, No Preamble Required
Phase-Locked Loop Type Clock Recovery—
No Crystal Required
Quantizer Sensitivity: 4 mV
Level Detect Range: 10 mV to 40 mV, Programmable
Single Supply Operation: +5 V or –5.2 V
Low Power: 400 mW
10 KH ECL/PECL Compatible Output
Package: 16-Lead Narrow 150 mil SOIC
frequency acquisition without false lock. T his eliminates a reli-
ance on external components such as a crystal or a SAW filter,
to aid frequency acquisition.
T he AD808 acquires frequency and phase lock on input data
using two control loops that work without requiring external
control. T he frequency acquisition control loop initially acquires
the frequency of the input data, acquiring frequency lock on
random or scrambled data without the need for a preamble. At
frequency lock, the frequency error is zero and the frequency
detector has no further effect. T he phase acquisition control
loop then works to ensure that the output phase tracks the input
phase. A patented phase detector has virtually eliminated pat-
tern jitter throughout the AD808.
T he device VCO uses a ring oscillator architecture and patented
low noise design techniques. Jitter is 2.5 degrees rms. T his low
jitter results from using a fully differential signal architecture,
Power Supply Rejection Ratio circuitry and a dielectrically
isolated process that provides immunity from extraneous signals
on the IC. T he device can withstand hundreds of millivolts of
power supply noise without an effect on jitter performance.
T he user sets the jitter peaking and acquisition time of the PLL
by choosing a damping factor capacitor whose value determines
loop damping. CCIT T G.958 T ype A jitter transfer require-
ments can easily be met with a damping factor of 5 or greater.
Device design guarantees that the clock output frequency will
drift by less than 20% in the absence of input data transitions.
Shorting the damping factor capacitor, C
D
, brings the clock
output frequency to the VCO center frequency.
T he AD808 consumes 400 mW and operates from a single
power supply at either +5 V or –5.2 V.
FUNCT IONAL BLOCK DIAGRAM
SIGNAL
LEVEL
DETECTOR
COMPENSATING
ZERO
VCO
RETIMING
DEVICE
LOOP
FILTER
F
DET
S
PIN
NIN
THRADJ
SDOUT
CLKOUTP
CLKOUTN
DATAOUTP
DATAOUTN
LEVEL
DETECT
COMPARATOR/
BUFFER
AD808
PHASE-LOCKED LOOP
CF1
CF2
QUANTIZER
F
DET
PRODUCT DE SCRIPT ION
T he AD808 provides the receiver functions of data quantiza-
tion, signal level detect, clock recovery and data retiming for
622 Mbps NRZ data. T he device, together with a PIN
diode/preamplifier combination, can be used for a highly inte-
grated, low cost, low power SONET OC-12 or SDH ST M-4
fiber optic receiver.
T he receiver front end signal level detect circuit indicates when
the input signal level has fallen below a user adjustable thresh-
old. T he threshold is set with a single external resistor. T he
signal level detect circuit 3 dB optical hysteresis prevents chatter
at the signal level detect output.
T he PLL has a factory trimmed VCO center frequency and a
frequency acquisition control loop that combine to guarantee
相關PDF資料 |
PDF描述 |
|---|---|
| AD808-622BRRL | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD808 | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming(具有量化器和時鐘恢復和數據再定時功能的光纖接收器) |
| AD8091ART-R2 | Low Cost, High Speed Rail-to-Rail Amplifiers |
| AD8091ARTZ-R2 | Low Cost, High Speed Rail-to-Rail Amplifiers |
| AD8091ARTZ-R7 | Low Cost, High Speed Rail-to-Rail Amplifiers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD808-622BRRL | 功能描述:IC FIBER OPTIC RCVR 16-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發器 系列:- 標準包裝:250 系列:- 類型:收發器 驅動器/接收器數:2/2 規程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD808-622BRRL7 | 制造商:Analog Devices 功能描述:Fiber Optic Receiver 16-Pin SOIC N T/R 制造商:Rochester Electronics LLC 功能描述:FIBER OPTIC RECEIVER - 622 MBPS - Bulk |
| AD808-622BRZ | 功能描述:IC RECEIVER FIBER OPTIC 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發器 系列:- 標準包裝:250 系列:- 類型:收發器 驅動器/接收器數:2/2 規程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD808-622BRZRL7 | 功能描述:IC RECEIVER FIBER OPTIC 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發器 系列:- 標準包裝:250 系列:- 類型:收發器 驅動器/接收器數:2/2 規程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD808ACHIPS | 功能描述:Receiver Die 制造商:analog devices inc. 系列:- 包裝:- 零件狀態:上次購買時間 類型:接收器 協議:- 驅動器/接收器數:- 雙工:- 接收器滯后:- 數據速率:- 電壓 - 電源:4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:- 供應商器件封裝:模具 標準包裝:1 |
發布緊急采購，3分鐘左右您將得到回復。