- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373939 > AD8156-EVALZ (Analog Devices, Inc.) 6.25 Gbps 4】4 Digital Crosspoint Switch with EQ PDF資料下載
參數(shù)資料
| 型號： | AD8156-EVALZ |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 6.25 Gbps 4】4 Digital Crosspoint Switch with EQ |
| 中文描述： | 6.25 Gbps的4】4數(shù)字交叉點開關均衡 |
| 文件頁數(shù)： | 14/20頁 |
| 文件大?。?/td> | 376K |
| 代理商： | AD8156-EVALZ |
AD8156
When in dual 2 × 2 mode, the A[3:0] and D[3:0] pins set the
AD8156 configuration state when CS is low. This configuration
method allows the user to have multiple AD8156s share the control
bus while each device has its own dedicated CS control signal.
Rev. 0 | Page 14 of 20
EQ
AD8156
IN0P/N
IN1P/N
IN2P/N
IN3P/N
VCC
MODE
OUT0P/N
OUT1P/N
OUT2P/N
OUT3P/N
EQ
EQ
EQ
OUTPUT
REINPUT
EQUINPUT
2 × 2
SWITCH
2 × 2
SWITCH
0
Figure 24. AD8156 in Dual 2 × 2 Mode
INPUT EQUALIZATION
The AD8156 input equalization is an active scheme that is fully
linear over all operating ranges. The useful range of equalization
covers dc to 3.125 GHz frequencies or dc to 6.25 Gbps data
rates. Other key features include:
15 steps of gain, linear in dB, programmable through the
4 × 4 control interface
Gain has a 40 dB per decade slope
Peak gain of 23 dB at 3.125 GHz (~6.25 Gbps)
Equalizes more than 40” of typical FR4 backplane with
associated connectors and vias at all speeds
0.10 UI p-p residual deterministic jitter typ @ 3.125 Gbps
0.15 UI p-p residual deterministic jitter typ @ 6.25 Gbps
As with all equalizers, the gain setting is the key. The ideal
method of choosing the proper gain setting is to run the equalizer
with the channel, and choose the setting with minimum jitter.
If this process is not possible or is too time consuming for the
number of channels required, the loss of the channel at
3.125 GHz should be measured. The best equalizer setting is
usually 2 dB to 4 dB more than the loss at 3.125 GHz. Using the
40 dB slope of the equalizer gain, the gain at other frequencies
can be calculated based on the peak gain at 3.125 GHz. The
formula to use is
D[3:0]
f
gain
×
=
GHz
83
.
log
40
15
)
(
10
f
where
f
is the fundamental frequency of the data, or the data
rate divided by 2 (that is, 6.25 Gbps →
f
= 3.125 GHz).
Performance of the equalizer is heavily dependent on the channel
used. Operation at high speeds depends on features such as
dielectric used (for example, FR4, Nelco3000, or Rogers), connector
quality, via stub length, and routing geometry and topology.
相關PDF資料 |
PDF描述 |
|---|---|
| AD815ARB-24 | ER 3C 3#12 SKT RECP |
| AD815 | SILICON DUAL DIFFERNTIAL AMPLIFIER TRANSISTORS |
| AD815ARB-24-REEL | High Output Current Differential Driver |
| AD815-EB | High Output Current Differential Driver |
| AD815AVR | High Output Current Differential Driver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD8158 | 制造商:AD 制造商全稱:Analog Devices 功能描述:6.5 Gbps Quad Buffer Mux/Demux |
| AD8158ACPZ | 功能描述:IC MUX/DEMUX QUAD 2X1 100LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關，多路復用器，多路分解器 系列:XStream™ 應用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 功能:開關 電路:單刀單擲 導通狀態(tài)電阻:48 歐姆 電壓電源:單電源 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電流 - 電源:5µA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:托盤 |
| AD8158-EVALZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| AD8158XCPZ | 制造商:Analog Devices 功能描述:QUAD-LANE 6.5GBPS 2:1 MUX / 1:2 DEMUX SWITCH 100-PIN LFCSP - Bulk |
| AD8159 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3.2 Gbps Quad Buffer Mux/Demux |
發(fā)布緊急采購，3分鐘左右您將得到回復。