- 您現在的位置：買賣IC網 > PDF目錄373941 > AD824ACHIPS (ANALOG DEVICES INC) Single Supply, Rail-to-Rail Low Power, FET-Input Op Amp PDF資料下載
參數資料
| 型號： | AD824ACHIPS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運動控制電子 |
| 英文描述： | Single Supply, Rail-to-Rail Low Power, FET-Input Op Amp |
| 中文描述： | QUAD OP-AMP, 4000 uV OFFSET-MAX, 2 MHz BAND WIDTH, UUC14 |
| 封裝： | 0.700 X 0.130 INCH, DIE-14 |
| 文件頁數： | 14/16頁 |
| 文件大小： | 551K |
| 代理商： | AD824ACHIPS |
AD824
–14–
REV. A
A design consideration in sample-and-hold circuits is voltage
droop at the output caused by op amp bias and switch leakage
currents. By choosing a JFET op amp and a low leakage CMOS
switch, this design minimizes droop rate error to better than
0.1
μ
V/
μ
s in this circuit. Higher values of C
H
will yield a lower
droop rate. For best performance, C
H
and C2 should be poly-
styrene, polypropylene or Teflon capacitors. These types of
capacitors exhibit low leakage and low dielectric absorption. Addi-
tionally, 1% metal film resistors were used throughout the design.
In the sample mode, SW1 and SW4 are closed, and the output
is V
OUT
= –V
IN
. The purpose of SW4, which operates in paral-
lel with SW1, is to reduce the pedestal, or hold step, error by
injecting the same amount of charge into the noninverting input
of A3 that SW1 injects into the inverting input of A3. This cre-
ates a common-mode voltage across the inputs of A3 and is then
rejected by the CMR of A3; otherwise, the charge injection from
SW1 would create a differential voltage step error that would
appear at V
OUT
. The pedestal error for this circuit is less than 2
mV over the entire 0 V to 3.3 V/5 V signal range. Another
method of reducing pedestal error is to reduce the pulse ampli-
tude applied to the control pins. In order to control the
ADG513, only 2.4 V are required for the “ON” state and 0.8V
for the “OFF” state. If possible, use an input control signal
whose amplitude ranges from 0.8 V to 2.4 V instead of a full
range 0 V to 3.3 V/5 V for minimum pedestal error.
Other circuit features include an acquisition time of less than
3
μ
s to 1%; reducing C
H
and C2 will speed up the acquisition
time further, but an increased pedestal error will result. Settling
time is less than 300 ns to 1%, and the sample-mode signal BW
is 80 kHz.
The ADG513 was chosen for its ability to work with 3 V/5 V
supplies and for having normally-open and normally-closed pre-
cision CMOS switches on a dielectrically isolated process. SW2
is not required in this circuit; however, it was used in parallel
with SW3 to provide a lower R
ON
analog switch.
相關PDF資料 |
PDF描述 |
|---|---|
| AD824AR-14 | VARISTOR 140V RMS 14MM RADIAL |
| AD824AR-14-3V | VARISTOR 14V RMS 14MM RADIAL |
| AD824AR-16 | VARISTOR 250V RMS 14MM RADIAL |
| AD824AR-3V | VARISTOR 35VRMS 14MM RADIAL |
| AD826 | High-Speed, Low-Power Dual Operational Amplifier |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD824AN | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single Supply, Rail-to-Rail Low Power, FET-Input Op Amp |
| AD824AN-3V | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single Supply, Rail-to-Rail Low Power, FET-Input Op Amp |
| AD824AR | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:Operational Amplifier, Quad AMP, Bipolar/JFET, 14 Pin, Plastic, SOP |
| AD824AR-14 | 功能描述:IC OPAMP JFET R-R 2MHZ LP 14SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數:1 輸出類型:- 轉換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD824AR-14-3V | 功能描述:IC OPAMP JFET R-R 2MHZ LP 14SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數:1 輸出類型:- 轉換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOIC 包裝:帶卷 (TR) |
發布緊急采購，3分鐘左右您將得到回復。