- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373943 > AD8321AR (ANALOG DEVICES INC) Gain Programmable CATV Line Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8321AR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 通用總線功能 |
| 英文描述： | Gain Programmable CATV Line Driver |
| 中文描述： | LINE DRIVER, PDSO20 |
| 封裝： | MS-013AC, SOIC-20 |
| 文件頁(yè)數(shù)： | 10/19頁(yè) |
| 文件大小： | 660K |
| 代理商： | AD8321AR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
AD8321
–10–
REV. 0
Varying the Gain and SPI Programming
The gain of the AD8321 can be varied over a range of 53 dB
from approximately –27 dB to +26 dB, in increments of ap-
proximately 0.7526 dB per LSB. Programming the gain of the
AD8321 is accomplished using conventional Serial Peripheral
Interface or SPI protocol. Three digital lines,
DATEN
, CLK
and SDATA, are used to stream eight bits of data into the serial
shift register of the AD8321. Changing the state of the
DATEN
port from Logic 1-to-0 starts the load sequence by activating the
CLK line. No changes in output signal are realized during this
transition. Subsequently, any data applied to SDATA is clocked
into the serial shift register Most Significant Bit (MSB) first and
on the rising edge of each CLK pulse. The AD8321 may be
programmed to deliver maximum gain (+26 dB) at decimal
code 71. As a result, only the last seven bits of a typical 8-bit
SPI word effect the gain resulting in the gain response depicted
in Figure 22. Since the SPI codes from 0 through 71 appear
digitally identical to codes 128 through 199 for all bits except
the MSB, the AD8321 repeats the gain vs. decimal code re-
sponse twice in the 256 available codes (see Operational De-
scription for gain equations and Figure 23 for Gain Response).
The MSB of a typical SPI word (i.e., the first data bit presented
to the SDATA line after the
DATEN
transition from logic 1 to
0 and prior to the rising edge of the first clock pulse) is disre-
garded or ignored. Data enters the serial shift register through
the SDATA port on the rising edge of the next seven CLK
pulses. Returning the
DATEN
line to Logic 1 latches the con-
tent of the shift register into the attenuator core resulting in a
well controlled change in output signal level. The timing dia-
gram for AD8321’s serial interface is shown in Figure 24.
Gain Dependence on Load Impedance
The AD8321 has a dynamic output impedance of 75
. This
dynamic output impedance is trimmed to provide a maximum
gain of +26 dB when loaded with 75
. Operating the AD8321
at load impedances other than 75
will only change the gain of
the AD8321 while the specified gain range of 53 dB is unchanged.
Varying the load impedance will result in 6 dB of additional gain
when R
LOAD
approaches infinity. The relationship between
R
LOAD
and gain is depicted in Figure 26 and is described by the
following equation:
Gain
(
dB
) = [20 log ((2
×
R
LOAD
)/(
R
LOAD
+75))]+(26–(0.7526
×
(71-
Code
)))
R
LOAD
–
V
30
25
00
500
G
20
15
10
5
400
300
200
100
35
Figure 26. Maximum Gain vs. R
LOAD
Between Burst On/Off Transients, Asynchronous Power-
Down and DOCSIS
A 42% reduction in consumed power may be achieved asyn-
chronously by applying Logic 0 to
PD
Pin 6 activating the on-
chip “reverse amplifier.” The supply current is then reduced to
approximately 52 mA and the modem can no longer transmit in
the upstream direction. The on-chip reverse amplifier is de-
signed to reduce “between burst noise” and maintain a 75
source impedance to the low pass port of the modem’s diplexer
while minimizing power consumption. Changing the logic level
applied to the
PD
pin will result in a Burst On/Off Transient at
the output of the AD8321. The transient results from switching
between the forward transmit amplifier and the powered down
(reverse) amplifier. Although the resulting transient meets the
DOCSIS transient amplitude requirements at maximum gain, it
is the lower gain range (i.e., 8 dBmV to 31 dBmV) where the
AD8321 may exceed the 7 mV maximum. The diplexer may
further reduce the glitch amplitude. An external RF switch, such
as Alpha Industries AS128-73 GaAs 2 Watt High Linearity
SPDT RF switch, may be used to further reduce the spurious
emissions, improve the isolation between the cable plant and the
upstream line driver and switch in a 75
back termination
required to maintain proper line termination to the LP port of
the diplexer (see Figure 28).
Noise and DOCSIS
One of the most difficult issues facing designers of DOCSIS
compliant modems is maintaining a quiet output from the PA
during times when no information is being transmitted up-
stream. In addition, maintaining proper signal-to-noise ratios
serves to ensure the quality of transmitted data. This is extremely
critical when the output signal of the modem is set to the mini-
mum DOCSIS specified output level or 8 dBmV. The AD8321
output noise spectral density at minimum gain (or 8 dBmV) is
20 nV/
√
Hz
measured at 10 MHz. Considering the “Spurious
Emissions in 5 MHz to 42 MHz” of Table 4–8 in DOCSIS, the
calculated noise power in dBmV for 160 K sym/sec is:
20
20
160
3
60
41 5
2
log
/
.
nV
Hz
E
or
dBmV
×
+
Comparing the computed noise power to the signal at 8 dBmV
yields –49.5 dBc or 3.5 dB higher than the required –53 dBc in
DOCSIS Table 4–8. An attenuator designed to match the
AD8321 75
source to the 75
load may be required. Refer-
ring to the schematic of Figure 28 and the evaluation board
silkscreen of Figure 31, the matching attenuator is comprised of
the three resistors referred to as Rc, Rd and Re. Select the at-
tenuation level from Table I such that noise floor is reduced to
levels specified in DOCSIS.
Table I.
Rc (
V
)
Rd (
V
)
Re (
V
)
Attenuation (dB)
1304
654.3
432
331.5
8.65
17.42
26.1
35.75
1304
654.3
432
331.5
–1
–2
–3
–4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8322ARU-REEL | 5 V CATV Line Driver Coarse Step Output Power Control |
| AD8322-EVAL | 5 V CATV Line Driver Coarse Step Output Power Control |
| AD8322ARU | 5 V CATV Line Driver Coarse Step Output Power Control |
| AD8322 | 5 V CATV Line Driver Coarse Step Output Power Control |
| AD8323ARU-REEL | 5 V CATV Line Driver Fine Step Output Power Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8321AR-REEL | 制造商:Analog Devices 功能描述:SP Amp Line Driver Amp Single 20-Pin SOIC W T/R |
| AD8321ARZ | 功能描述:IC LINE DRIVER CATV 3.3V 20SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類(lèi)型:調(diào)諧器 應(yīng)用:移動(dòng)電話，手機(jī)，視頻顯示器 安裝類(lèi)型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| AD8321ARZ2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Gain Programmable CATV Line DRiver |
| AD8321ARZ-REEL | 功能描述:IC LINE DVR CATV 20-SOIC T/R RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類(lèi)型:調(diào)諧器 應(yīng)用:移動(dòng)電話，手機(jī)，視頻顯示器 安裝類(lèi)型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| AD8321ARZ-REEL2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Gain Programmable CATV Line DRiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。