欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD8332-EVAL
廠商: Analog Devices, Inc.
英文描述: Ultralow Noise VGAs with Preamplifier and Programmable RIN
中文描述: 超低噪聲的VGA前置放大器和可編程與房地產(chǎn)經(jīng)紀(jì)人
文件頁數(shù): 21/32頁
文件大小: 482K
代理商: AD8332-EVAL
AD8331/AD8332
Gain control noise is a concern in very low noise applications.
Thermal noise in the gain control interface can modulate the
channel gain. The resultant noise is proportional to the output
signal level and usually only evident when a large signal is
present. Its effect is observable only in LO gain mode, where the
noise floor is substantially lower. The gain interface includes an
on-chip noise filter, which reduces this effect significantly at
frequencies above 5 MHz. Care should be taken to minimize
noise impinging at the GAIN input. An external RC filter may
be used to remove V
GAIN
source noise. The filter bandwidth
should be sufficient to accommodate the desired control
bandwidth.
Common-Mode Biasing
An internal bias network connected to a midsupply voltage
establishes common-mode voltages in the VGA and postamp.
An externally bypassed buffer maintains the voltage. The bypass
capacitors form an important ac ground connection, since the
VCM network makes a number of important connections
internally, including the center tap of the VGA’s differential
input attenuator, the feedback network of the VGA’s fixed gain
amplifier, and the feedback network of the postamplifier in both
gain settings. For best results, use a 1 nF and a 0.1 μF capacitor
in parallel, with the 1 nF nearest to Pin VCM. Separate VCM
pins are provided for each channel. For dc-coupling to a 3 V
ADC, the output common-mode voltage is adjusted to 1.5 V by
biasing the VCM pin.
Rev. C | Page 21 of 32
POSTAMPLIFIER
The final stage has a selectable gain of 3.5 dB or 15.5 dB, set by
the logic Pin HILO. These correspond to linear gains of 1.5 or 6.
A simplified block diagram of the postamplifier is shown in
Figure 64.
Separate feedback attenuators implement the two gain settings.
These are selected in conjunction with an appropriately scaled
input stage to maintain a constant 3 dB bandwidth between the
two gain modes (~150 MHz). The slew rate is 1200 V/μs in HI
gain mode and 300 V/μs in LO gain mode. The feedback
networks for HI and LO gain modes are factory trimmed to
adjust the absolute gains of each channel.
Noise
The topology of the postamplifier provides constant input-
referred noise with the two gain settings and variable output-
referred noise. The output-referred noise in HI gain mode
increases (with gain) by four. This setting is recommended
when driving converters with higher noise floors. The extra gain
boosts the output signal levels and noise floor appropriately.
When driving circuits with lower input noise floors, the LO gain
mode optimizes the output dynamic range.
Gm2
+
Gm1
VOH
VOL
VCM
Gm1
Gm2
F1
F2
0
Figure 64. Postamplifier Block Diagram
Although the quantization noise floor of an ADC depends on a
number of factors, the 48 nV/√Hz and 178 nV/√Hz levels are
well suited to the average requirements of most 12-bit and
10-bit converters, respectively. An additional technique,
described in the Applications section, can extend the noise floor
even lower for possible use with 14-bit ADCs.
Output Clamping
Outputs are internally limited to a level of 4.5 V p-p differential
when operating at a 2.5 V common-mode voltage. The postamp
implements an optional output clamp engaged through a
resistor from R
CLMP
to ground. Table shows a list of
recommended resistor values.
Output clamping can be used for ADC input overload
protection, if needed, or postamp overload protection when
operating from a lower common-mode level, such as 1.5 V. The
user should be aware that distortion products increase as output
levels approach the clamping levels and should adjust the clamp
resistor accordingly. Also, see the Applications section.
The accuracy of the clamping levels is approximately ±5% in LO
or HI mode. Figure 65 illustrates the output characteristics for a
few values of R
CLMP
.
–3
–2
V
INH
(V)
V
O
,
O
0
–1
0.5
2
1
3
1.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
0
5.0
8.8k
3.5k
R
CLMP
=
R
CLMP
= 1.86k
0
Figure 65. Output Clamping Characteristics
相關(guān)PDF資料
PDF描述
AD8332ACP-REEL Ultralow Noise VGAs with Preamplifier and Programmable RIN
AD8332ACP-REEL7 Ultralow Noise VGAs with Preamplifier and Programmable RIN
AD8332ARU Ultralow Noise VGAs with Preamplifier and Programmable RIN
AD8331ARQ-REEL Ultralow Noise VGAs with Preamplifier and Programmable RIN
AD8331ARQ-REEL7 Ultralow Noise VGAs with Preamplifier and Programmable RIN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8332-EVALZ 功能描述:BOARD EVAL FOR AD8332 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 運(yùn)算放大器 系列:X-AMP® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:-
AD8333 制造商:AD 制造商全稱:Analog Devices 功能描述:DC to 50 MHz, Dual I/Q Demodulator and Phase Shifter
AD8333ACPZ 制造商:Analog Devices 功能描述:I/Q DEMODULATOR DUAL LFCSP-32 制造商:Analog Devices 功能描述:I/Q, DEMODULATOR, DUAL, LFCSP-32
AD8333ACPZ-REEL 功能描述:IC DEMODULATOR DUAL I/Q 32LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 解調(diào)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 功能:解調(diào)器 LO 頻率:- RF 頻率:70MHz ~ 300MHz P1dB:-9dBm 增益:- 噪音數(shù)據(jù):6.36dB 電流 - 電源:41.5mA 電源電壓:2.7 V 封裝/外殼:28-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:28-TQFN-EP(5x5) 包裝:帶卷 (TR)
AD8333ACPZ-REEL7 功能描述:IC DEMODULATOR DUAL I/Q 32LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 解調(diào)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 功能:解調(diào)器 LO 頻率:- RF 頻率:70MHz ~ 300MHz P1dB:-9dBm 增益:- 噪音數(shù)據(jù):6.36dB 電流 - 電源:41.5mA 電源電壓:2.7 V 封裝/外殼:28-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:28-TQFN-EP(5x5) 包裝:帶卷 (TR)
主站蜘蛛池模板: 新巴尔虎右旗| 屏山县| 伊金霍洛旗| 台东县| 兴义市| 乃东县| 扶绥县| 札达县| 宣汉县| 若尔盖县| 桐柏县| 陈巴尔虎旗| 瓦房店市| 文山县| 夏津县| 离岛区| 潍坊市| 林周县| 包头市| 高密市| 醴陵市| 雅江县| 武安市| 临沂市| 荔波县| 门源| 三江| 临泽县| 米泉市| 旬邑县| 南木林县| 周至县| 灵璧县| 东海县| 娱乐| 黄龙县| 黑河市| 绿春县| 建阳市| 赤城县| 宁乡县|