- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373944 > AD8343 (Analog Devices, Inc.) DC-to-2.5 GHz High IP3 Active Mixer PDF資料下載
參數(shù)資料
| 型號： | AD8343 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | DC-to-2.5 GHz High IP3 Active Mixer |
| 中文描述： | DC至2.5GHz的高IP3有源混頻器 |
| 文件頁數(shù)： | 18/27頁 |
| 文件大小： | 394K |
| 代理商： | AD8343 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
REV. 0
AD8343
–18–
FREQUENCY (50MHz
–
2500MHz)
0
–
30
0
500
R
–
1000
1500
2000
2500
–
25
–
20
–
15
–
10
–
5
Figure 16. LO Input Differential Return Loss
At low LO frequencies, it is reasonable to drive the AD8343
with a single-ended LO, connecting the undriven terminal to
GND through a dc block. This will result in an input impedance
closer to 25
at low frequencies, which should be factored
into the design. At higher LO frequencies, differential drive
is recommended.
The suggested minimum LO power level is about
–
12 dBm. This
can be seen in Figure 17.
LO POWER
–
dBm
0
–
40
C
–
4
3
2
1
–
20
–
10
–
30
25
20
15
10
5
NOISE FIGURE
0
N
–
5
CONVERSION GAIN
INPUT RF = 900MHz
OUTPUT IF = 170MHz
LO LOW SIDE INJECTION
Figure 17. Gain and Noise Figure vs. LO Input Power
DC Coupling the LO
The AD8343
’
s LO limiting amplifier chain is internally dc-
coupled. In some applications or experimental situations it is
useful to exploit this property. This section addresses some ways
in which to do it.
The LO pins are internally biased at about 360 mV with respect
to COMM. Driving the LO to either extreme requires injecting
several hundred microamps into one LO pin and extracting
about the same amount of current from the other. The incre-
mental impedance at each pin is about 25
, so the voltage level
on each pin is disturbed very little by the application of external
currents in that range.
Figure 18 illustrates how to drive the LO port with continuous
dc and also from standard ECL powered by
–
5.2 V.
ECL
BIAS
AD8343
VPOS
DCPL
PWDN
LOIP
LOIM
INPP
INPM
OUTM
OUTP
COMM
LO
DRIVER
–
5.2V
–
5.2V
390
1.2k
1.2k
390
3.6k
3.6k
+5V
–
5.2V
ECL
13k
CONTINUOUS
DC
1k
BIAS
AD8343
VPOS
DCPL
PWDN
LOIP
LOIM
INPP
INPM
OUTM
OUTP
COMM
LO
DRIVER
Figure 18. DC Interface to LO Port
A Step-by-Step Approach to Impedance Matching
The following discussion addresses, in detail, the matter of
establishing a differential impedance match to the AD8343.
This section will specifically deal with the input match, and
using side
“
A
”
of the evaluation board (Figure 23). An analo-
gous procedure would be used to establish a match to the
output if desired.
Step 1: Circuit Setup
In order to do this work the AD8343 must be powered up, driven
with LO; its outputs should be terminated in a manner that
avoids the common-mode stability problem as discussed in
the Input and Output Stability section. A convenient way to
deal with the output termination is to place ferrite chokes at
L3A and L4A and omit the output matching components
altogether.
It is also important to establish the means of providing bias
currents to the input pins because this network may have
unexpected loading effects and inhibit matching progress.
Step 2: Establish Target Impedance
This step is necessary when the single-ended-to-differential
network (input balun) does not produce a 50
output imped-
ance. In order to provide for maximum power transfer, the input
impedance of the matching network, loaded with the AD8343
input impedance (including ballast resistors), should be the conju-
gate of the output impedance of the single-ended-to-differential
network. This step is of particular importance when utilizing
transmission line baluns because the differential output imped-
ance of the input balun may differ significantly from what is
expected. Therefore, it is a good idea to make a separate mea-
surement of this impedance at the desired operating frequency
before proceeding with the matching of the AD8343.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8343-EVAL | DC-to-2.5 GHz High IP3 Active Mixer |
| AD8343ARU | DC-to-2.5 GHz High IP3 Active Mixer |
| AD8343ARU-REEL7 | DC-to-2.5 GHz High IP3 Active Mixer |
| AD8344 | Active Receive Mixer 400 MHz to 1.2 GHz |
| AD8344-EVAL | Active Receive Mixer 400 MHz to 1.2 GHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8343(14SOIC) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| AD8343(14TSSOP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| AD8343ARU | 制造商:Analog Devices 功能描述:Up/Down Conv Mixer 5V 2.4GHz 14-Pin TSSOP 制造商:Rochester Electronics LLC 功能描述:IC, 800-2500MHZ HIGH IP3 ACTIVE MIXER - Bulk 制造商:Analog Devices 功能描述:High-performance active mixer 14TSSOP Tube 制造商:Analog Devices 功能描述:IC ACTIVE MIXER HIGH IP3 |
| AD8343ARU-REEL | 制造商:Analog Devices 功能描述:Up/Down Conv Mixer 5V 2.4GHz 14-Pin TSSOP T/R 制造商:Analog Devices 功能描述:UP/DOWN CONV MIXER 5V 2.4GHZ 14TSSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:TSSOP 800-2500MHZ HIGH IP3 ACTIVE MIXER - Tape and Reel |
| AD8343ARU-REEL7 | 制造商:Analog Devices 功能描述:Up/Down Conv Mixer 5V 2.4GHz 14-Pin TSSOP T/R 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述:IC ACTIVE MIXER HIGH IP3 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。