- 您現在的位置：買賣IC網 > PDF目錄373946 > AD8403AN100 (ANALOG DEVICES INC) 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 PDF資料下載
參數資料
| 型號： | AD8403AN100 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字電位計 |
| 英文描述： | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| 中文描述： | QUAD 100K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDIP24 |
| 封裝： | PLASTIC, DIP-24 |
| 文件頁數： | 14/20頁 |
| 文件大?。?/td> | 496K |
| 代理商： | AD8403AN100 |
AD8400/AD8402/AD8403
–14–
REV. B
Table II. Input Logic Control Truth Table
CLK
CS
RS
SHDN
Register Activity
L
P
L
L
H
H
H
H
No SR effect, enables SDO pin.
Shift One bit in from the SDI pin.
The tenth previously entered bit is
shifted out of the SDO pin.
Load SR data into RDAC latch
based on A1, A0 decode (Table III).
No Operation.
Sets all RDAC latches to midscale,
wiper centered, and SDO latch
cleared.
Latches all RDAC latches to 80
H
.
Open circuits all resistor
A–terminals, connects W to B,
turns off SDO output transistor.
X
P
H
H
X
X
H
X
H
L
H
H
X
X
H
H
P
H
H
L
NOTE: P = positive edge, X = don’t care, SR = shift register.
The serial data-output (SDO) pin contains an open drain n-
channel FET. This output requires a pull-up resistor in order to
transfer data to the next package’s SDI pin. The pull-up resistor
termination voltage may be larger than the V
DD
supply (but less
than max V
DD
of +8 V) of the AD8403 SDO output device,
e.g., the AD8403 could operate at V
DD
= 3.3 V and the pull-up
for interface to the next device could be set at +5 V. This allows
for daisy chaining several RDACs from a single processor serial
data line. The clock period needs to be increased when using a
pull-up resistor to the SDI pin of the following device in the
series. Capacitive loading at the daisy chain node SDO–SDI
between devices must be accounted for to successfully transfer
data. When daisy chaining is used, the
CS
should be kept low
until all the bits of every package are clocked into their respec-
tive serial registers insuring that the address bits and data bits
are in the proper decoding location. This would require 20 bits
of address and data complying to the word format provided in
Table I if two AD8403 four-channel RDACs are daisy chained.
Note, only the AD8403 has a SDO pin. During shutdown
SHDN
the SDO output pin is forced to the off (logic high state)
to disable power dissipation in the pull up resistor. See Figure 40
for equivalent SDO output circuit schematic.
The data setup and data hold times in the specification table de-
termine the data valid time requirements. The last 10 bits of the
data word entered into the serial register are held when
CS
re-
turns high. At the same time
CS
goes high it gates the address
decoder, which enables one of the two (AD8402) or four
(AD8403) positive edge triggered RDAC latches. See Figure 39
detail and Table III Address Decode Table.
Table III. Address Decode Table
A1
A0
Latch Decoded
0
0
1
1
0
1
0
1
RDAC#1
RDAC#2
RDAC#3 AD8403 Only
RDAC#4 AD8403 Only
ADDR
DECODE
RDAC 1
RDAC 4
SERIAL
REGISTER
AD8403
SDI
CLK
CS
Figure 39. Equivalent Input Control Logic
The target RDAC latch is loaded with the last eight bits of the
serial data word completing one DAC update. In the case of the
AD8403 four separate 10-bit data words must be clocked in to
change all four VR settings.
SERIAL
REGISTER
SDI
CK
RS
D
Q
SHDN
CS
CLK
RS
SDO
Figure 40. Detail SDO Output Schematic of the AD8403
All digital pins are protected with a series input resistor and par-
allel Zener ESD structure shown in Figure 41a. This structure
applies to digital pins
CS
, SDI, SDO,
RS
,
SHDN
, CLK. The
digital input ESD protection allows for mixed power supply
applications where +5 V CMOS logic can be used to drive an
AD8400/AD8402 or AD8403 operating from a +3 V power sup-
ply. The analog pins A, B, W are protected with a 20
series
resistor and parallel Zener, see Figure 41b.
1k
DIGITAL
PINS
LOGIC
Figure 41a. Equivalent ESD Protection Circuits
20
A, B, W
Figure 41b. Equivalent ESD Protection Circuit (Analog
Pins)
C
W
120pF
A
B
C
A
C
B
W
C
A
= 90.4pF · ( 256
RDAC
10k
C
B
= 90.4pF · (1 – 256
Figure 42. RDAC Circuit Simulation Model for RDAC =
10 k
相關PDF資料 |
PDF描述 |
|---|---|
| AD8400AN1 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD8400AN10 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD8400AN100 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD8400AN50 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD8400AR1 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD8403AN50 | 功能描述:IC POT DIG QUAD 50K 8BIT 24DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD8403AR1 | 功能描述:IC POT DIG QUAD 1K 8BIT 24SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD8403AR10 | 功能描述:IC DGTL POT 8BIT 10K 4CH 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD8403AR100 | 功能描述:IC DGTL POT 8BIT 100K 4CH 24SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD8403AR100-REEL | 功能描述:IC POT DIG QUAD 100K 8BIT 24SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數:1 溫度系數:標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) |
發布緊急采購，3分鐘左右您將得到回復。